# **DAQ**

# DAQ-STC<sup>™</sup> Technical Reference Manual

**System Timing Controller for Data Acquisition** 



#### Internet Support

E-mail: support@natinst.com FTP Site: ftp.natinst.com

Web Address: http://www.natinst.com

#### **Bulletin Board Support**

BBS United States: 512 794 5422 BBS United Kingdom: 01635 551422

BBS France: 01 48 65 15 59

#### Fax-on-Demand Support

512 418 1111

#### Telephone Support (USA)

Tel: 512 795 8248 Fax: 512 794 5678

#### **International Offices**

Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Brazil 011 288 3336, Canada (Ontario) 905 785 0085, Canada (Québec) 514 694 8521, Denmark 45 76 26 00, Finland 09 725 725 11, France 01 48 14 24 24, Germany 089 741 31 30, Hong Kong 2645 3186, Israel 03 6120092, Italy 02 413091, Japan 03 5472 2970, Korea 02 596 7456, Mexico 5 520 2635, Netherlands 0348 433466, Norway 32 84 84 00, Singapore 2265886, Spain 91 640 0085, Sweden 08 730 49 70, Switzerland 056 200 51 51, Taiwan 02 377 1200, United Kingdom 01635 523545

#### **National Instruments Corporate Headquarters**

6504 Bridge Point Parkway Austin, Texas 78730-5039 USA Tel: 512 794 0100

© Copyright 1995, 1998 National Instruments Corporation. All rights reserved.

# **Important Information**

#### Warranty

The DAQ-STC is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

Except as specified herein, National Instruments makes no warranties, express or implied, and specifically disclaims any warranty of merchantability or fitness for a particular purpose. Customer's right to recover damages caused by fault or negligence on the part of National Instruments hall be limited to the amount therefore pand by the customer. National Instruments will not be liable for damages resulting from loss of data, profits, use of products, or incidental or consequential damages, even if advised of the possibility thereof. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

#### Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

#### **Trademarks**

CVI<sup>™</sup>, DAQ-STC<sup>™</sup>, NI-DAQ<sup>™</sup>, and RTSI<sup>™</sup> are trademarks of National Instruments Corporation.

Product and company names mentioned herein are trademarks or trade names of their respective companies.

#### WARNING REGARDING MEDICAL AND CLINICAL USE OF NATIONAL INSTRUMENTS PRODUCTS

National Instruments products are not designed with components and testing intended to ensure a level of reliability suitable for use in treatment and diagnosis of humans. Applications of National Instruments products involving medical or clinical treatment can create a potential for accidental injury caused by product failure, or by errors on the part of the user or application designer. Any use or application of National Instruments products for or involving medical or clinical treatment must be performed by properly trained and qualified medical personnel, and all traditional medical safeguards, equipment, and procedures that are appropriate in the particular situation to prevent serious injury or death should always continue to be used when National Instruments products are being used. National Instruments products are NOT intended to be a substitute for any form of established process, procedure, or equipment used to monitor or safeguard human health and safety in medical or clinical treatment.

# **Contents**

<b>About Th</b>	is Manu	ıal				
Org	anization o	of This Manu	ıal	xxiii		
			Manual			
			mentation			
	Related Documentation					
Chapter 1	I					
Introduct						
IIItrouuct						
1.1	DAQ-S		tions			
	1.1.1	_	put Application			
	1.1.2	_	utput Application			
1.2	DAQ-S	STC Block D	iagram	1-4		
Chapter 2	2					
Analog In		nina/Cont	rol			
2.1	-	-		2.1		
2.1			-i 41 - A ITM			
2.2	2.1.1	_	ning the AITM			
2.2						
2.5	-		ions			
2.4	2.4.1	•	el Timing and Control			
	2.4.1	2.4.1.1	ADC Control			
		2.4.1.1	Data FIFO Control			
		2.4.1.3	Configuration FIFO and External	,2-1		
		2.4.1.3	Multiplexer Control	2.7		
		2.4.1.4	CONVERT Timing			
	2.4.2		el Timing and Control			
	2.4.2	2.4.2.1	Internal START Mode			
		2.4.2.1	External START Mode			
	2.4.3		on-Level Timing and Control			
	2.4.3	2.4.3.1				
			Posttrigger Acquisition Mode			
		2.4.3.2 2.4.3.3	Pretrigger Acquisition Mode			
			Continuous Acquisition Mode			
		2.4.3.4 2.4.3.5	Staged Acquisition			
	2.4.4		Master/Slave Trigger			
	∠.4.4	U	Ence Dun Coting Mode			
		2.4.4.1	Free-Run Gating Mode			

		2.4.4.2	Halt-Gating Mode	2-17
	2.4.5	Single-Wire	Mode	2-18
2.5	Pin Loca	tor Interface		2-19
2.6	Program	ming Informa	tion	2-24
	2.6.1	Register and	Bitfield Programming Considerations	2-24
	2.6.2	Windowing	Registers	2-25
	2.6.3	Programmin	g for an Analog Input Operation	2-25
		2.6.3.1	Resetting	2-26
		2.6.3.2	Board Power-up Initialization	2-27
		2.6.3.3	Initialize Configuration Memory Output	2-28
		2.6.3.4	Board Environment Setup	
		2.6.3.5	FIFO Request	2-30
		2.6.3.6	Hardware Gate Programming	2-30
		2.6.3.7	Software Gate Operation	
		2.6.3.8	Trigger Signals	2-32
		2.6.3.9	Number of Scans	2-33
		2.6.3.10	Start of Scan	2-34
		2.6.3.11	End of Scan	2-37
		2.6.3.12	Convert Signal	2-38
		2.6.3.13	Enable Interrupts	2-40
		2.6.3.14	Arming	2-41
		2.6.3.15	Starting the Acquisition	2-41
		2.6.3.16	Analog Input Program	2-42
	2.6.4	Single Scan.		2-42
	2.6.5	Change Scar	Rate during an Acquisition	2-43
	2.6.6	Staged Acqu	isition	2-44
	2.6.7	Master/Slave	e Operation Considerations	2-45
	2.6.8		t-Related Interrupts	
	2.6.9	Bitfield Des	criptions	2-48
2.7	Timing I	Diagrams		2-84
	2.7.1	Signal Defin	itions	2-84
		2.7.1.1	CONVERT_SRC	2-84
		2.7.1.2	OUT_CLK	2-85
	2.7.2	Basic Analo	g Input Timing	2-86
	2.7.3	Data FIFOs.		2-88
	2.7.4	Configuration	n Memory	2-89
	2.7.5	Maximum R	ate Analog Input	2-91
	2.7.6	External CO	NVERT Source	2-92
	2.7.7	External Tri	ggers	2-93
	2.7.8	Trigger Outp	out	2-97
		2.7.8.1	START1 and START2 Triggers	
		2.7.8.2	START Trigger and SCAN_IN_PROG Assertion	2-100

		2.7.8.3	SCAN_IN_PROG Deassertion	2-103
		2.7.8.4	STOP Trigger	2-103
	2.7.9	Counter O	utputs	2-105
		2.7.9.1	SC_TC	2-105
		2.7.9.2	SI_TC	2-105
		2.7.9.3	DIV_TC	2-106
	2.7.10	Macro-Le	vel Analog Input Timing	2-106
	2.7.11		Sating	
2.8	Detailed		1	
	2.8.1	Internal Si	gnals and Operation	2-113
	2.8.2	Trigger Se	election and Conditioning	2-119
		2.8.2.1	Using Edge Detection	2-122
		2.8.2.2	Using Synchronization	2-122
		2.8.2.3	Trigger Signals	
	2.8.3	Analog In	put Counters	2-123
		2.8.3.1	SC Counter	2-124
		2.8.3.2	SC Control	2-124
		2.8.3.3	SI Counter	2-126
		2.8.3.4	SI Control	2-126
		2.8.3.5	SI2 Counter	2-127
		2.8.3.6	SI2 Control	2-127
		2.8.3.7	DIV Counter	2-128
		2.8.3.8	DIV Control	2-129
	2.8.4	Interrupt C	Control	2-130
	2.8.5	_	ection	
		2.8.5.1	Overrun Error	2-132
		2.8.5.2	Overflow Error	2-132
		2.8.5.3	SC_TC Error	2-132
	2.8.6	Nominal S	Signal Pulsewidths	2-133
0110				
Chapter 3				
Analog Ou	tput Tir	ming/Cor	ntrol	
3.1	Overvie	w		3-1
	3.1.1	Programm	ing the AOTM	3-2
3.2	Features	;		3-2
3.3	Simplifi	ed Model		3-4
3.4			etions	
	3.4.1		roup Analog Output Modes	
		3.4.1.1	DAQ-STC-Driven Analog Output	
		3.4.1.2	CPU-Driven Analog Output	
		3.4.1.3	DAQ-STC and CPU Conflict	
	3.4.2		face	

	3.4.3	Data Interfa	ces	3-8
		3.4.3.1	FIFO Data Interface	
		3.4.3.2	Serial Link Data Interface	3-10
		3.4.3.3	Unbuffered Data Interface	3-11
	3.4.4	Update Tim	ing for Primary Group Analog Output	3-11
		3.4.4.1	Internal UPDATE	3-11
		3.4.4.2	External UPDATE	3-12
	3.4.5	Buffer Timi	ng and Control for Primary Analog Output	3-12
		3.4.5.1	Single-Buffer Mode	3-13
		3.4.5.2	Continuous Mode	3-13
		3.4.5.3	Waveform Staging	3-14
		3.4.5.4	Mute Buffers	3-15
		3.4.5.5	Master/Slave Trigger	3-15
	3.4.6	Secondary A	Analog Output	3-16
3.5	Pin Inter	face		3-16
3.6	Program		ition	
	3.6.1	Programmin	g for a Primary Analog Output Operation	3-20
		3.6.1.1	Overview	3-21
		3.6.1.2	Resetting	3-21
		3.6.1.3	Board Power-up Initialization	3-22
		3.6.1.4	Trigger Signals	3-23
		3.6.1.5	Number of Buffers	3-24
		3.6.1.6	Update Selection	3-26
		3.6.1.7	Channel Select	3-28
		3.6.1.8	LDAC Source and UPDATE Mode	3-29
		3.6.1.9	Stop On Error	3-29
		3.6.1.10	FIFO Mode	3-29
		3.6.1.11	Enable Interrupts	3-30
		3.6.1.12	Arming	3-30
		3.6.1.13	Starting the Waveform	
		3.6.1.14	Primary Analog Output Program	3-31
	3.6.2	Waveform S	Staging for Primary Analog Output	3-32
	3.6.3	Changing U	pdate Rate during an Output Operation for	
			nalog Output Group	3-34
	3.6.4		e Operation Considerations for Primary Analog	
			oup	
	3.6.5		alog Output Group-Related Interrupts	
	3.6.6	Programmin	g for a Secondary Analog Output Group Operation	
		3.6.6.1	Overview	
		3.6.6.2	Resetting	
		3.6.6.3	Board Power-up Initialization	
		3.6.6.4	Hardware Gate Programming	
		3.6.6.5	Software Gate Operation	3-40

		3.6.6.6	Counting for Waveform Staging	3-40
		3.6.6.7	Update Selection	3-40
		3.6.6.8	Arming	3-41
		3.6.6.9	Secondary Analog Output Program	3-41
	3.6.7	Waveform	Staging for Secondary Analog Output	3-42
	3.6.8		Update Rate during an Output Operation for	
			y Analog Output	3-44
	3.6.9		ve Operation Considerations for	
		Secondar	y Analog Output	3-45
	3.6.10		Analog Output-Related Interrupts	
	3.6.11		scriptions	
3.7	Timing 1			
	3.7.1	-	initions	
		3.7.1.1	UPDATE_SRC	
		3.7.1.1	UI2_SRC	
		3.7.1.1	OUT_CLK	
	3.7.2	DAQ-STC	-Driven Analog Output Timing	
	3.7.3		en Analog Output Timing	
	3.7.4		- and CPU-Driven Analog Output Timing	
	3.7.5		Analog Output Timing	
	3.7.6		ignal Timing	
	3.7.7		er Mode Timing	
	3.7.8	Unbuffered	Data Interface Timing	3-98
	3.7.9	Maximum	Update Rate Timing	3-101
	3.7.10	External Tr	rigger Timing	3-102
	3.7.11		tput	
		3.7.11.1	START1 Trigger	
	3.7.12	Counter Ou	ıtputs	3-107
		3.7.12.1	BC_TC	
		3.7.12.2	UC_TC	3-108
3.8	Detailed	Description		3-108
	3.8.1		gnals and Operation	
	3.8.2		lection and Conditioning	
		3.8.2.1	Using Edge Detection	
		3.8.2.2	Using Synchronization	3-116
		3.8.2.3	Trigger Signals	3-116
	3.8.3	Analog Ou	tput Counters	
		3.8.3.1	UI Counter	
		3.8.3.2	UI Control	
		3.8.3.3	UC Counter	
		3.8.3.4	UC Control	
		3.8.3.5	BC Counter	
		3.8.3.6	BC Control	

		3.8.3.7	UI2 Counter	3-121
		3.8.3.8	UI2 Control	3-121
	3.8.4	Interrupt C	Control	3-122
	3.8.5	Error Dete	ction	3-122
		3.8.5.1	Overrun Error	3-122
		3.8.5.2	BC_TC Error	3-123
		3.8.5.3	BC_TC Trigger Error	3-123
		3.8.5.4	UI2_TC Error	3-123
	3.8.6	Output Co	ntrol	3-123
	3.8.7	Nominal S	ignal Pulsewidths	3-124
Chapter 4				
General-P	urpose	Counter/	Timer	
4.1	Overvie			
	4.1.1	_	ing the GPCT	
4.2				
4.3	-			
4.4			tions	
	4.4.1		nting	
		4.4.1.1	Simple Event Counting	
		4.4.1.2	Simple Gated-Event Counting	
		4.4.1.3	Buffered Noncumulative Event Counting	
		4.4.1.4	Buffered Cumulative Event Counting	
		4.4.1.5	Relative Position Sensing	
	4.4.2		surement	
		4.4.2.1	Single-Period Measurement	
		4.4.2.2	Single-Pulsewidth Measurement	
		4.4.2.3	Buffered Period Measurement	
		4.4.2.4	Buffered Semiperiod Measurement	
		4.4.2.5	Buffered Pulsewidth Measurement	
	4.4.3		eration	
		4.4.3.1	Single Pulse Generation	
		4.4.3.2	Single Triggered Pulse Generation	
		4.4.3.3	Retriggerable Single Pulse Generation	
		4.4.3.4	Buffered Retriggerable Single Pulse Generation	
	4.4.4		n Generation	
		4.4.4.1	Continuous Pulse-Train Generation	
		4.4.4.2	Buffered Static Pulse-Train Generation	
		4.4.4.3	Buffered Pulse-Train Generation	
		4.4.4.4	Frequency Shift Keying (FSK)	
		4.4.4.5	Pulse Generation for ETS	
4.5	Pin Inte	erface		4-16

4.6	Prograi	mming Inform	nation	4-17
	4.6.1	Programm	ing for a GPCT Operation	4-17
		4.6.1.1	Overview	4-17
		4.6.1.2	Notation	4-18
		4.6.1.3	Resetting	4-18
		4.6.1.4	Arming	4-18
		4.6.1.5	Simple Event Counting	4-19
		4.6.1.6	Buffered Event Counting	4-20
		4.6.1.7	Relative Position Sensing	4-23
		4.6.1.8	Single-Period and Pulsewidth Measurement	4-24
		4.6.1.9	Buffered Period, Semiperiod, and Pulsewidth	1.06
		4 5 4 40	Measurement	
		4.6.1.10	Pulse and Continuous Pulse-Train Generation	
		4.6.1.11	Frequency Shift Keying	
		4.6.1.12	Pulse-Train Generation for ETS	
		4.6.1.13	Reading the Counter Contents	
		4.6.1.14	Reading the Hardware Save Registers	4-34
		4.6.1.15	Enabling the General Purpose	
			Counter/Timer Output Pin	
	4.6.2		escriptions	
4.7	Timing			
	4.7.1		Minimum Period and Minimum Pulsewidth	
	4.7.2		to CTROUT Delay	
	4.7.3		Minimum Pulsewidth	
	4.7.4		E to CTROUT Delay	
	4.7.5		E to INTERRUPT	
	4.7.6		E Setup	
	4.7.7	CTR_U/D	Setup	4-59
4.8	Detaile		1	
	4.8.1		gnals and Operation	
	4.8.2		CE Selection and Conditioning	
	4.8.3		Selection and Conditioning	
	4.8.4	G_UP_DC	OWN Control	4-64
	4.8.5	G_OUT C	onditioning and Routing	4-65
	4.8.6	G_CONTI	ROL Conditioning	4-67
	4.8.7	Gate Actio	ons	
		4.8.7.1	START/STOP on G_CONTROL	4-68
		4.8.7.2	Save on G_GATE	4-68
		4.8.7.3	Reload on G_CONTROL	
		4.8.7.4	UP/DOWN on G_CONTROL	4-69
		4.8.7.5	Generate Interrupt on G_GATE	4-69
		4.8.7.6	Change Output Polarity on G_GATE	4-69
		4.8.7.7	Select Load Register on G CONTROL	4-69

		4.8.7.8	Disarm Counter on G_CONTROL	
		4.8.7.9	Switch Load Bank Selection on G_CONTROL	. 4-70
	4.8.8	Interrupt Co	ntrol	4-70
	4.8.9	PFI Selectio	n	. 4-70
	4.8.10	Error Detect	tion	4-71
		4.8.10.1	Gate Acknowledge Latency Error	4-71
		4.8.10.2	Stale Data Error	4-71
		4.8.10.3	Permanent Stale Data Error	4-71
		4.8.10.4	TC Latency Error	4-72
	4.8.11	Detailed Op	eration by Application	4-72
		4.8.11.1	Simple Event Counting	4-72
		4.8.11.2	Simple Gated-Event Counting	4-73
		4.8.11.3	Buffered Noncumulative-Event Counting	
		4.8.11.4	Buffered Cumulative-Event Counting	
		4.8.11.5	Relative-Position Sensing	
		4.8.11.6	Single-Period Measurement	
		4.8.11.7	Single Pulsewidth Measurement	
		4.8.11.8	Buffered Period Measurement	
		4.8.11.9	Buffered Semiperiod Measurement	. 4-79
		4.8.11.10	Buffered Pulsewidth Measurement	
		4.8.11.11	Single Pulse Generation	
		4.8.11.12	Single-Triggered Pulse Generation	
		4.8.11.13	Retriggerable Single Pulse Generation	
		4.8.11.14	Continuous Pulse-Train Generation	
		4.8.11.15	Buffered Pulse-Train Generation	. 4-85
		4.8.11.16	Frequency Shift Keying	
		4.8.11.17	Pulse Generation for ETS	
Chapter 5 Programma		•		
5.1				-
5.2				
5.3				
5.4	_		ation	
	5.4.1		ng the PFI Pins	
	5.4.2		criptions	
5.5	Detailed	Description .		5-7
Chapter 6				
RTSI Trigg	er			
6.1		V		6-1
6.2				
~. <b>_</b>				

6.3	Pin Inte	Pin Interface6-1				
6.4	Program	nming Inforn	nation	6-2		
	6.4.1	Programm	ing the RTSI Interface	6-2		
	6.4.2	Bitfield De	escriptions	6-3		
6.5	Detailed	l Description	l	6-6		
Chapter 7	,					
Digital I/0						
_				7.1		
7.1						
7.2						
7.3						
7.4			inctions			
	7.4.1		ode			
		7.4.1.1	Parallel Input			
		7.4.1.2	Parallel Output			
	7.4.2		le			
		7.4.2.1	Serial Input			
		7.4.2.2	Serial Output			
		7.4.2.3	Serial I/O			
7.5						
7.6			nation			
	7.6.1		Mode Register Access Example			
	7.6.2	_	ing the Digital Interface			
		7.6.2.1	Parallel Digital I/O			
		7.6.2.2	Hardware-Controlled Serial Digital I/O			
		7.6.2.3	Software-Controlled Serial Digital I/O			
		7.6.2.4	Programming the Control Lines			
		7.6.2.5	Reading the Status Lines			
	7.6.3		escriptions			
7.7	Timing	Diagrams		7-15		
	7.7.1	Serial Inpu	t Timing	7-15		
	7.7.2	Serial Out	put Timing	7-16		
7.8	Detailed	l Description	1	7-17		
Chapter 8	}					
Interrupt						
8.1		W		Q 1		
8.2						
8.3						
8.4			nation			
0.4	8.4.1	_	ing the Interrupt Interface			
	0.4.1	•				
		8.4.1.1	Interrupt Output Polarity	8-3		

		8.4.2	8.4.1.2 8.4.1.3 Interrupt Har 8.4.2.1	Interrupt Output Select and Enable         8-3           Pass-Through Interrupt         8-4           ndling         8-5           Interrupt Program         8-6	4 5
			8.4.2.2 8.4.2.3	Interrupt Group A 8-6 Interrupt Group B 8-9	6
		8.4.3		eriptions8-1	
	8.5			8-1 8-1	
	0.5	merrupi	Conditions		13
Chapt	er 9				
Bus Ir		CE			
Duo II	9.1		<b>X</b> 7	9-	1
	9.2			9-	
	7.2	9.2.1		9-	
	9.3			tion9-	
	,	9.3.1	_	g the Write Strobes9-4	
		9.3.2		criptions9	
	9.4	Timing I			
<b>.</b> .					
Chapt	er 10				
Misce	llane	ous Fu	nctions		
	10.1	Overviev	N	10	-1
	10.2				
	10.3	Clock D	istribution	10	-2
	10.4	Frequenc	cy Output		-3
	10.5	Analog 7	Гrigger		-3
	10.6	Test Mo	de		-6
	10.7	Pin Inter	face	10	-9
	10.8	Program	ming Informa	tion10	-10
		10.8.1	Programming	g Clock Distribution10	)-10
		10.8.2	Programming	g FOUT10	-12
		10.8.3		g Analog Trigger10	
		10.8.4		criptions 10	
A	l! <i>1</i>	·			

# Appendix A Specifications

# Appendix B Register Information

## Appendix C Pin List

# Appendix D DAQ-STC Revision History

# Appendix E Customer Communication

## **Glossary**

### Index

## **Figures**

Figure 1-1.	Analog Input Application	1-2
Figure 1-2.	Analog Output Application	1-3
Figure 1-3.	DAQ-STC Block Diagram	1-4
Figure 2-1.	Typical Analog Input Waveform	2-4
Figure 2-2.	AITM Simplified Model	2-5
Figure 2-3.	ADC Control	2-7
Figure 2-4.	Configuration FIFO Control	2-8
Figure 2-5.	External Multiplexer Control	2-9
Figure 2-6.	Internal CONVERT Timing	2-10
Figure 2-7.	External CONVERT Timing	2-11
Figure 2-8.	Internal START	2-12
Figure 2-9.	External START	2-13
Figure 2-10.	SI Special Trigger Delay	2-13
Figure 2-11.	Posttrigger Acquisition Mode	2-14
Figure 2-12.	Pretrigger Acquisition Mode	2-15
Figure 2-13.	Free-Run Gating Mode	2-17
Figure 2-14.	Halt-Gating Mode	2-18
Figure 2-15.	Single-Wire Mode	2-18
Figure 2-16.	Basic Analog Input Timing	2-86
Figure 2-17.	Data FIFO Timing	2-88
Figure 2-18.	Configuration Memory Timing	2-89
Figure 2-19.	Maximum Rate Analog Input Timing	
Figure 2-20.	External CONVERT_SRC Timing	
Figure 2-21.	External Trigger Timing, Asynchronous Level	2-94

Figure 2-22.	External Trigger Timing, Asynchronous Edge	2-94
Figure 2-23.	External Trigger Timing, Synchronous Level,	
	Internal CONVERT Mode	2-95
Figure 2-24.	External Trigger Timing, Synchronous Edge,	
	Internal CONVERT Mode	2-95
Figure 2-25.	External Trigger Timing, Synchronous Level,	
	External CONVERT Mode	2-96
Figure 2-26.	External Trigger Timing, Synchronous Edge,	
	External CONVERT Mode	
Figure 2-27.	START1 Delays, Synchronous Mode, Internal CONVERT	
Figure 2-28.	START2 Delays, Synchronous Mode, Internal CONVERT	
Figure 2-29.	START1 Delays, Synchronous Mode, External CONVERT	2-98
Figure 2-30.	START2 Delays, Synchronous Mode, External CONVERT	
Figure 2-31.	START1 Delays, Asynchronous Mode	2-99
Figure 2-32.	START2 Delays, Asynchronous Mode	2-100
Figure 2-33.	START Delays, Internal CONVERT	2-101
Figure 2-34.	START Delays, External CONVERT	2-102
Figure 2-35.	SCAN_IN_PROG Deassertion	2-103
Figure 2-36.	STOP Delay, Synchronous Mode	2-104
Figure 2-37.	STOP Delay, Asynchronous Mode	2-104
Figure 2-38.	SC_TC Delay	2-105
Figure 2-39.	SI_TC Delay	2-105
Figure 2-40.	DIV_TC Delay	2-106
Figure 2-41.	Interval Scanning Mode Timing	2-106
Figure 2-42.	Free-Run Gating Mode Timing, Internal CONVERT	2-109
Figure 2-43.	Free-Run Gating Mode Timing, External CONVERT	2-110
Figure 2-44.	Halt-Gating Mode Timing, Internal CONVERT	2-111
Figure 2-45.	AITM Block Diagram	2-112
Figure 2-46.	START and STOP Routing Logic	2-120
Figure 2-47.	START1 and START2 Routing Logic	2-120
Figure 2-48.	EXT_GATE Routing Logic	2-121
Figure 2-49.	SC Control Circuit State Transitions	2-125
Figure 2-50.	SI Control Circuit State Transitions	2-127
Figure 2-51.	SI2 Control Circuit State Transitions	2-128
Figure 2-52.	DIV Control Circuit State Transitions	2-130
Figure 3-1.	AOTM Simplified Mode	3-4
Figure 3-2.	DAQ-STC-Driven Analog Output	
Figure 3-3.	CPU-Driven Analog Output	
Figure 3-4.	DAQ-STC and CPU Conflict	
Figure 3-5.	FIFO Data Interface	
Figure 3-6.	Local Buffer Mode	3-10
Figure 3-7.	Serial Link Data Interface	

Figure 3-8.	Unbuffered Data Interface	3-11
Figure 3-9.	Internal UPDATE Timing	3-12
Figure 3-10.	External UPDATE Timing	3-12
Figure 3-11.	Single-Buffer Mode	3-13
Figure 3-12.	Continuous Mode	3-14
Figure 3-13.	Mute Buffers	3-15
Figure 3-14.	DAQ-STC-Driven Analog Output Timing	3-87
Figure 3-15.	CPU-Driven Analog Output Timing	3-89
Figure 3-16.	Analog Output Contention Timing, Case A	
Figure 3-17.	Analog Output Contention Timing, Case B	3-92
Figure 3-18.	Secondary Analog Output Timing	3-93
Figure 3-19.	Decoded Signal Timing	
Figure 3-20.	Local Buffer Mode Timing	
Figure 3-21.	Unbuffered Data Interface Timing	3-99
Figure 3-22.	Maximum Update Rate Timing	3-101
Figure 3-23.	External Trigger, Asynchronous Level	
Figure 3-24.	External Trigger, Asynchronous Edge	3-102
Figure 3-25.	External Trigger, Synchronous Level, Internal UPDATE Mode	3-103
Figure 3-26.	External Trigger, Synchronous Edge, Internal UPDATE Mode	3-103
Figure 3-27.	External Trigger, Synchronous Level, External UPDATE Mode	3-103
Figure 3-28.	External Trigger, Synchronous Edge, External UPDATE Mode	3-103
Figure 3-29.	START1 Delays, Synchronous Mode, Internal UPDATE	3-105
Figure 3-30.	START1 Delays, Synchronous Mode, External UPDATE	3-106
Figure 3-31.	START1 Delays, Asynchronous Mode	3-107
Figure 3-32.	BC_TC Delay	3-107
Figure 3-33.	UC_TC Delay	3-108
Figure 3-34.	AOTM Block Diagram	3-109
Figure 3-35.	START1 Routing Logic	
Figure 3-36.	EXT_GATE and EXT_GATE2 Routing Logic	3-115
Figure 3-37.	UI Control Circuit State Transitions	
Figure 3-38.	UC Control Circuit State Transitions	3-119
Figure 3-39.	BC Control Circuit State Transitions	3-121
Figure 4-1.	General-Purpose Counter/Timer Simplified Model	4-2
Figure 4-2.	Simple Event Counting	4-4
Figure 4-3.	Simple Gated-Event Counting	4-4
Figure 4-4.	Buffered Noncumulative Event Counting	4-5
Figure 4-5.	Cumulative Event Counting	4-5
Figure 4-6.	Relative Position Sensing.	4-6
Figure 4-7.	Single-Period Measurement	4-7
Figure 4-8.	Single-Pulsewidth Measurement	4-7
Figure 4-9.	Buffered Period Measurement	4-8
Figure 4-10.	Buffered Semiperiod Measurement	4-8

Figure 4-11.	Buffered Pulsewidth Measurement	4-9
Figure 4-12.	Single Pulse Generation	4-10
Figure 4-13.	Single Triggered-Pulse Generation	4-10
Figure 4-14.	Retriggerable Single Pulse Generation	4-11
Figure 4-15.	Buffered Retriggerable Single Pulse Generation	4-12
Figure 4-16.	Continuous Pulse-Train Generation	4-13
Figure 4-17.	Buffered Static Pulse-Train Generation	4-13
Figure 4-18.	Buffered Pulse-Train Generation	4-14
Figure 4-19.	Frequency Shift Keying	4-15
Figure 4-20.	Pulse Generation for ETS	
Figure 4-21.	CTRSRC Minimum Period and Minimum Pulsewidth	4-55
Figure 4-22.	CTRSRC to CTROUT Timing	4-56
Figure 4-23.	G_GATE Minimum Pulsewidth	4-56
Figure 4-24.	CTRGATE to CTROUT Timing	4-57
Figure 4-25.	CTRGATE to INTERRUPT Timing	4-57
Figure 4-26.	CTRGATE Setup Timing, Internal Timing Mode	4-58
Figure 4-27.	CTRGATE Setup Timing, External Timing Mode	4-59
Figure 4-28.	CTR_U/D Setup Timing, Internal Timing Mode	
Figure 4-29.	CTR_U/D Setup Timing, External Timing Mode	4-60
Figure 4-30.	General-Purpose Counter/Timer Model	4-61
Figure 4-31.	G_SOURCE Generation	4-72
Figure 4-32.	Simple Event Counting	4-73
Figure 4-33.	Simple Gated-Event Counting	4-73
Figure 4-34.	Buffered Noncumulative-Event Counting	4-74
Figure 4-35.	Buffered Cumulative-Event Counting	4-75
Figure 4-36.	Relative-Position Sensing	4-75
Figure 4-37.	Single-Period Measurement	4-76
Figure 4-38.	Single Pulsewidth Measurement	4-77
Figure 4-39.	Buffered Period Measurement	4-78
Figure 4-40.	Buffered Semiperiod Measurement	4-79
Figure 4-41.	Buffered Pulsewidth Measurement	4-80
Figure 4-42.	Single Pulse Generation	4-81
Figure 4-43.	Single-Triggered Pulse Generation	4-82
Figure 4-44.	Retriggerable Single Pulse Generation	4-83
Figure 4-45.	Continuous Pulse-Train Generation	4-84
Figure 4-46.	Buffered Pulse-Train Generation	4-85
Figure 4-47.	Frequency Shift Keying	4-86
Figure 4-48.	Pulse Generation for ETS	4-87
Figure 7-1.	DIO Simplified Model	7-2
Figure 7-2.	Parallel Input	7-3
Figure 7-3.	Parallel Output	7-3
Figure 7-4.	DIO Serial Input	7-4

	Figure 7-5.	Serial Output	7-5
	Figure 7-6.	Serial I/O	7-5
	Figure 7-7.	Serial Input Timing	7-16
	Figure 7-8.	Serial Output Timing	7-16
	Figure 9-1.	Intel Bus Interface Read Timing	9-6
	Figure 9-2.	Intel Bus Interface Write Timing	9-6
	Figure 9-3.	Motorola Bus Interface Read Timing	9-7
	Figure 9-4.	Motorola Bus Interface Write Timing	9-8
	Figure 10-1.	Clock Distribution	10-2
	Figure 10-2.	Low-Window Mode	10-4
	Figure 10-3.	High-Window Mode	10-4
	Figure 10-4.	Middle-Window Mode	10-5
	Figure 10-5.	High-Hysteresis Mode	10-5
	Figure 10-6.	Low-Hysteresis Mode	
	Figure 10-7.	Test Mode Internal Gate Tree	10-7
Table	es		
	Table 2-1.	Pin Interface	2-19
	Table 2-2.	CONVERT_SRC Reference Pin Selection	
	Table 2-3.	Basic Analog Input Timing	
	Table 2-4.	Configuration Memory Timing	
	Table 2-5.	External Analog Input Timing	
	Table 2-6.	START1 and START2 Timing, Synchronous Mode	
	Table 2-7.	START1 and START2 Timing, Asynchronous Mode	
	Table 2-8.	Interval Scanning Mode Timing	
	Table 2-9.	Internal Signals	2-113
	Table 2-10.	PFI Selectors	2-121
	Table 2-11.	Analog Input Interrupts	2-131
	Table 2-12.	Analog Input Nominal Signal Widths	
	Table 3-1.	Pin Interface	3-16
	Table 3-2.	UPDATE_SRC Reference Pin Selection	3-85
	Table 3-3.	UI2_SRC Reference Pin Selection	
	Table 3-4.	DAQ-STC-Driven Analog Output Timing	
	Table 3-5.	External Trigger Timing	
	Table 3-6.	Internal Signals	
	Table 3-7.	PFI Selectors	
	Table 3-8.	Analog Output Interrupts	
	Table 3-9	Analog Output Nominal Signal Widths	

Table 4-1.	CTRSRC Reference Pin Selection	4-53
Table 4-2.	CTRGATE Reference Pin Selection	4-54
Table 4-3.	CTR_U/D Reference Pin Selection	4-54
Table 4-4.	Internal Signal Description	4-62
Table 4-5.	G_SOURCE Selection	
Table 4-6.	G_SOURCE Conditioning	4-63
Table 4-7.	G_GATE Selection	
Table 4-8.	G_GATE Conditioning	4-64
Table 4-9.	G_UP_DOWN Modes	
Table 4-10.	G_OUT Mode	
Table 4-11.	G_OUT Polarity	
Table 4-12.	G_OUTO/RTSI_IO Selection	
Table 4-13.	G_OUT1/DIV_TC_OUT Selection	
Table 4-14.	G_CONTROL Conditioning	4-67
Table 4-15.	Gate Actions	
Table 4-16.	START/STOP Modes for Edge Gating	
Table 4-17.	Reload on G_CONTROL Selections	
Table 4-18.	Gate Interrupts	
Table 4-19.	PFI Selectors	
Table 5-1.	Pin Interface	5-2
Table 5-2.	PFI<09> Input Selections	5-7
Table 5-3.	PFI<09> Output Selections	5-8
Table 6-1.	Pin Interface	6-2
Table 6-2.	RTSI_TRIGGER<06> Output Selections	6-6
Table 6-3.	RTSI_BRD<01> Output Selections	6-7
Table 6-4.	RTSI_BRD<23> Output Selections	6-7
Table 7-1.	Pin Interface	7-6
Table 7-2.	Serial Output Source Select	7-17
Table 8-1.	Pin Interface	8-2
Table 8-2.	Interrupt Condition Summary	8-15
Table 9-1.	Pin Interface	9-2
Table 9-2.	Intel Bus Interface Timing	9-6
Table 9-3.	Intel Bus Interface Timing	9-8
Table 10-1.	Timebases Derived from IN_TIMEBASE	
Table 10-2.	Test Mode Input Pin Pairs	10-8
Table 10-3	Pin Interface	

Table B-1.	DAQ-STC Registers	B-1
Table B-2.	Registers in Order of Address*	B-5
Table B-3.	Bitfield Description Guide	B-9
Table C-1.	DAQ-STC Pins in Alphabetical Order	
Table C-2.	Summary of Buffer Types	

# **About This Manual**

The DAQ-STC is an application-specific integrated circuit (ASIC) designed by National Instruments. The *DAQ-STC Technical Reference Manual* describes the programmable features of the DAQ-STC and is intended for programmers who need to program the DAQ-STC on an existing data acquisition (DAQ) board and for hardware engineers who want to design a DAQ board using the DAQ-STC.

Before using this manual to program the DAQ-STC on an existing board, you should be familiar with the board that contains your DAQ-STC. You should begin by reading the user manual for the board containing the DAQ-STC. Next, read the register-level programmer manual for the same board. The register-level programmer manual refers to some of the sections in this manual.

When you are familiar with the material in the register-level programmer manual, you can refer directly to the *DAQ-STC Technical Reference Manual*. Programmers should have to read only the *Programming Information* section of each chapter in order to program the DAQ-STC. Hardware engineers may need to read further for more detailed information about hardware operation.

# **Organization of This Manual**

The DAQ-STC Technical Reference Manual is organized as follows:

- Chapter 1, *Introduction*, describes the data acquisition system timing controller (DAQ-STC), an application-specific integrated circuit (ASIC) for the system timing requirements of a general-purpose A/D and D/A system, such as a system containing the National Instruments multifunction I/O boards.
- Chapter 2, *Analog Input Timing/Control*, describes the analog input timing/control module (AITM), which generates timing for the ADC and controls signals for the associated circuitry.
- Chapter 3, Analog Output Timing/Control, describes the analog output timing/control module (AOTM), which generates timing for the DACs and controls signals for the associated circuitry, such as the data FIFO buffers.

- Chapter 4, General-Purpose Counter/Timer, presents information about the general-purpose counter/timer (GPCT) module of the DAQ-STC.
- Chapter 5, Programmable Function Inputs, explains the PFI module on the DAQ-STC.
- Chapter 6, *RTSI Trigger*, describes the features of the RTSI trigger module (RTM) and explains how to program the RTSI interface.
- Chapter 7, *Digital I/O*, describes the digital I/O (DIO) module and explains how to use it on the DAQ-STC.
- Chapter 8, *Interrupt Control*, describes the interrupt control module (ICM), its features, and the conditions that cause interrupts.
- Chapter 9, *Bus Interface*, describes the features of the bus interface module, gives programming instructions, and presents the timing diagrams for the bus interface.
- Chapter 10, Miscellaneous Functions, discusses the miscellaneous functions not covered in the other chapters. The miscellaneous functions include clock distribution, the programmable frequency output, analog triggering, and test mode.
- Appendix A, Specifications, contains specifications for the DAQ-STC.
- Appendix B, Register Information, contains information about the DAQ-STC registers and bitfields.
- Appendix C, *Pin List*, contains lists of the DAQ-STC pins.
- Appendix D, *DAQ-STC Revision History*, lists the differences between the first two revisions of the DAQ-STC and identifies those boards containing the first revision of the DAQ-STC.
- Appendix E, Customer Communication, contains forms you can use to request help from National Instruments or to comment on our products and manuals.
- The Glossary contains an alphabetical list and description of terms used in this manual, including abbreviations, acronyms, metric prefixes, mnemonics, and symbols.
- The *Index* contains an alphabetical list of key terms and topics in this manual, including the page where you can find each one.

## **Conventions Used in This Manual**

The following conventions are used in this manual:

<> Angle brackets containing numbers separated by an ellipsis represent a

range of values associated with a bit or signal name—for example,

ACH<0..7> stands for ACH0 through ACH7.

This icon to the left of bold italicized text denotes a note, which alerts you

to important information.

This icon to the left of bold italicized text denotes a caution, which advises

you of precautions to take to avoid injury, data loss, or a system crash.

This icon to the left of bold italicized text denotes a warning, which advises

you of precautions to take to avoid being electrically shocked.

Bold text denotes the names of menu items, or dialog box buttons or

options.

**bold italic** Bold italic text denotes a note, caution, or warning.

device Device refers to any hardware that contains DAQ-STC.

italic Italic text denotes emphasis, a cross reference, or an introduction to a key

concept.

module Module refers to each functional group in the DAQ-STC, as shown in

Figure 1-3, DAQ-STC Block Diagram.

monospace Text in this font denotes text or characters that you should literally enter

from the keyboard, sections of code, programming examples, and syntax examples. This font is also used for the proper names of disk drives, paths, directories, programs, subprograms, subroutines, device names, functions, operations, variables, filenames and extensions, and for statements and

comments taken from programs.

### **National Instruments Documentation**

The *DAQ-STC Technical Reference Manual* is one piece of the documentation set for your data acquisition system. You could have any of several types of manuals depending on the hardware and software in your system. Use the manuals you have as follows:

- Getting Started with SCXI—If you are using SCXI, this is the first
  manual you should read. It gives an overview of the SCXI system and
  contains the most commonly needed information for the modules,
  chassis, and software.
- Your SCXI hardware user manuals—If you are using SCXI, read these
  manuals next for detailed information about signal connections and
  module configuration. They also explain in greater detail how the
  module works and contain application hints.
- Your DAQ hardware user manuals—These manuals have detailed information about the DAQ hardware that plugs into or is connected in your computer. Use these manuals for hardware installation and configuration instructions, specification information about your DAQ hardware, and application hints.
- Software manuals—Examples of software manuals you may have are
  the LabVIEW and LabWindows/CVI manual sets and the NI-DAQ
  manuals. After you set up your hardware system, use either the
  application software (LabVIEW or LabWindows/CVI) manuals or the
  NI-DAQ manuals to help you write your application. If you have a
  large and complicated system, it is worthwhile to look through the
  software manuals before you configure your hardware.
- Accessory manuals—If you are using accessory products, read the terminal block and cable assembly installation guides. They explain how to physically connect the relevant pieces of the system. Consult these guides when you are making your connections.
- SCXI chassis manuals—If you are using SCXI, read these manuals for maintenance information on the chassis and installation instructions.

### **Related Documentation**

The following National Instruments documents contain general information and operating instructions for the DAQ-STC:

- The AT E Series Register-Level Programmer Manual
- The AT E Series User Manual

- PCI E Series Register-Level Programmer Manual
- Application Note 010: Programming Interrupts for Data Acquisition on 80x86-Based Computers

# **Customer Communication**

National Instruments wants to receive your comments on our products and manuals. We are interested in the applications you develop with our products, and we want to help if you have problems with them. To make it easy for you to contact us, this manual contains comment and configuration forms for you to complete. These forms are in Appendix E, *Customer Communication*, at the end of this manual.

# Introduction

This chapter describes the data acquisition system timing controller (DAQ-STC), an application-specific integrated circuit (ASIC) for the system timing requirements of a general-purpose A/D and D/A system, such as a system containing the National Instruments multifunction I/O (MIO) boards.

The DAQ-STC contains nine modules, or function groups. These function groups include the analog input timing/control module, analog output timing/control module, general-purpose counter/timer module, programmable function inputs module, RTSI trigger module, digital I/O module, interrupt control module, bus interface module, and the miscellaneous functions module.

The counters and support logic within the analog input timing/control and analog output timing/control modules supply timing and control signals to independent A/D and D/A subsystems.

Two counters in the general-purpose counter/timer module implement event-counting, time-measurement, and pulse-generation functions, and supply timing and trigger signals to the other modules.

The programmable function inputs and RTSI trigger modules have internal multiplexers to route signals among the DAQ-STC and the RTSI and I/O connectors so that you can operate the board with external timing and trigger signals, or you can output internally generated timing and trigger signals to either connector.

The digital I/O module enables you to transfer serial and parallel data between the CPU and an external device.

The interrupt control module simplifies software design by routing both board-level and internally generated interrupts to the CPU subsystem, and the bus interface module enables the DAQ-STC to communicate easily with most computer buses.

Finally, the miscellaneous functions module provides extra features such as clock distribution, the programmable frequency output, and analog triggering.

# 1.1 DAQ-STC Applications

The primary function of the DAQ-STC is to provide timing and control for the A/D and D/A subsystems of a DAQ board. To understand the DAQ-STC, you should be familiar with a typical implementation of an A/D and D/A board. This section presents a typical implementation of these two primary functions and familiarizes you with the components controlled by the DAQ-STC. The remaining functions, such as digital I/O and general-purpose counting, are self-contained and independent and can, therefore, be understood without discussing any specific implementation.

### 1.1.1 Analog Input Application

Figure 1-1 shows the primary components of an analog input subsystem. On an analog input board, a sample/hold circuit samples the analog value of one or more input channels, and an A/D converter (ADC) converts the analog value to a digital value. A FIFO then holds the digital data until it can be transferred to the host system memory.




Figure 1-1. Analog Input Application

The analog channels enter the board through the I/O connector, as shown at the left of the figure. The DAQ-STC supplies a hold command to latch the analog values at the sample/hold device. On boards with multiple-input channels, a multiplexer selects each channel, one at a

time, and applies its voltage to the ADC. The DAQ-STC instructs the ADC to begin the conversion and monitors the progress through status flags. When the conversion is complete, the DAQ-STC clocks the digital data into the AI data FIFO until it can be retrieved by the system bus.

The DAQ-STC monitors the status of the AI data FIFO so that the DAQ-STC can generate an interrupt or a DMA request when the FIFO fills beyond a programmable threshold. On many boards, a configuration FIFO is available to provide gain control and channel selection. The DAQ-STC supplies a clock and a retransmit signal for the configuration FIFO and monitors the FIFO empty flag. The ghost signal from the configuration FIFO inhibits the AI data FIFO clock to provide a multirate sampling capability. Timing and trigger signals pass to and from the DAQ-STC and the I/O and RTSI connectors for external timing applications.

### 1.1.2 Analog Output Application

Figure 1-2 shows the primary components of an analog output subsystem. On an analog output board, the CPU typically writes the output data into the AO data FIFO, and one or more D/A converters (DACs) subsequently convert the digital data to an analog form.




Figure 1-2. Analog Output Application

The DAQ-STC monitors the status of the AO data FIFO so that it can generate an interrupt or a DMA request when the FIFO empties beyond a programmable threshold. The DAQ-STC can also supply a retransmit signal to the AO data FIFO if the FIFO is large enough to hold the entire buffer. When the output data is needed at the converters, the DAQ-STC clocks the data from the FIFO into the DACs using the DAC write and DAC address signals. An update signal allows all of the DACs to update their outputs simultaneously.

The CPU can also write directly to the DACs, using the CPU request signal to request that the DAQ-STC allow access. The DAQ-STC arbitrates between itself and the CPU, notifying the CPU that the write has completed using the channel ready signal. Timing and trigger signals pass to and from the DAQ-STC and the I/O and RTSI connectors for external timing applications.

# 1.2 DAQ-STC Block Diagram

Figure 1-3 shows a block diagram of the DAQ-STC. The diagram shows all of the I/O signals as well as the direction of the signal—input, output, or bidirectional. Each chapter of this manual discusses one of the modules depicted in this block diagram.




Figure 1-3. DAQ-STC Block Diagram

# **Analog Input Timing/Control**

### 2.1 Overview

This chapter describes the analog input timing/control module (AITM), which generates timing for the ADC and controls signals for the associated circuitry. The AITM contains a 24-bit scan interval counter (SI), a 24-bit scan counter (SC), a 16-bit sample interval counter (SI2), and a 16-bit divide down counter (DIV).

There are eight timing and control signals associated with the analog input. These are the scan interval clock (SI source), sample interval clock (SI2 source), ADC conversion strobe (CONVERT), trigger (START1), second trigger (START2), start scan (START), stop scan (STOP), and external gate. The AITM contains independent multiplexers and conditioning circuits to derive these timing/control signals from any of 10 programmable function input (PFI) signals (PFI<0..9>), seven RTSI trigger signals (RTSI\_TRIGGER<0..6>), or other internal signals.

This chapter presents a list of the AITM features, followed by a simplified model that introduces a few AITM-related signals, an overview of each of the AITM modes, a list of the external pins used by the AITM module, programming information for users who need to program the hardware at a low level, a complete list of the AITM timing diagrams, and a detailed description of the internal workings of the AITM. The final section is intended for advanced users. Read section 1.1.1, *Analog Input Application*, for more information about devices with which the AITM can work.

### 2.1.1 Programming the AITM

To program the AITM of the DAQ-STC, read the following:

- Section 1.1.1, *Analog Input Application*
- Sections 2.2, *Features*, through 2.6, *Programming Information*

As you read section 2.6, *Programming Information*, you will need to refer to section 2.7, *Timing Diagrams*. You will also need to consult the register-level programmer manual for the hardware containing the DAQ-STC. If you need additional help programming the AITM, read section 2.8, *Detailed Description*.

### 2.2 Features

The AITM has the following features:

- Scan interval timing
  - 24-bit scan interval down counter
  - Maximum frequency of 20 MHz yields 50 ns resolution with a maximum interval of 0.83 s
  - Divide-by-two timebase yields 100 ns resolution with a maximum interval of 1.67 s
  - Divide-by-200 timebase yields 10 μs resolution with a maximum interval of 167 s
- Sample interval counter
  - 16-bit sample interval down counter
  - Maximum sample rate of 10 MS/s
  - Maximum interval of 3.3 ms between channels with 50 ns resolution
- External timing for the following signals
  - START
  - START1
  - START2
  - CONVERT
  - SI source, with special considerations for the SI2 source
  - STOP
  - External gate
- Bidirectional external timing pins
  - Input timing and control signals from PFI<0..9> and RTSI\_TRIGGER<0..6>
  - Output the most important internally generated timing and control signals to the board
- Programmable polarities for clock sources, trigger inputs, and the most important timing outputs
- Ability to change the scan rate during an acquisition, in combination with the GPCT module or directly in software
- Scan count
  - 24-bit scan down counter
  - Trigger up to 2<sup>24</sup> scans or generate scans continuously

- Trigger modes
  - Hardware and software triggering
  - Support for versatile analog triggering
- Delayed trigger
  - Interval counters have alternate first period capability for retriggerable delay from trigger
  - Minimum delay of one SI source clock
  - Maximum delay of 2<sup>24</sup> SI source clocks
- Pretrigger
  - Count pretrigger scans and ignore START2 triggers until the pretrigger count has been satisfied
  - Synchronize multiple DAQ-STCs in the pretrigger mode
- Gating
  - Hardware and software gating
- Seamless interface to the configuration FIFO and the data FIFO
- Error detection
  - Overrun and overflow error-detection flags for internal or external timing
  - Error detection for excessive interrupt latency during staged analog input
- Bus interface support
  - Interrupts based on triggers, error conditions, and FIFO flags
  - FIFO-flag-based request signal to simplify DMA request logic
- Seamless interface to external analog input accessories
  - Multiplexer
  - 16-bit counter can generate internal multiplexer clock by dividing down the external multiplexer clock
  - Provides a clock for the external multiplexer
  - Simultaneous sample and hold
  - Generates the track-and hold-signal

# 2.3 Simplified Model

The AITM contains the hardware necessary to generate timing and control signals for the ADC and the associated circuitry on a National Instruments DAQ board, such as an MIO board. Figure 2-1 shows the timing and control signals used in a typical analog input operation.




Figure 2-1. Typical Analog Input Waveform

The primary analog input timing signal is the CONVERT pulse, which instructs the ADC to begin a conversion on the selected analog input channel. CONVERT pulses are organized into groups called scans. In each scan, the CONVERT signal pulses once for each input channel. The purpose of the scan grouping is to sample multiple input channels nearly simultaneously. Each scan begins with a START pulse and ends with a STOP pulse. The START1 trigger begins the acquisition sequence. Figure 2-1 above depicts an acquisition consisting of three scans, with each scan sampling four input channels.

PFI<0..9> -CONVERT RTSI TRIGGER<0..6> -SELECT STOP SI2 TC SI2 AI STOP IN -START COUNTER SOC -► LOCALMUX\_CLK COUNTER EOC LOCALMUX FFRT **GHOST** EXTMUX\_CLK SI\_TC **AIFFF** ► AI\_FIFO\_SHIFTIN AIFHF -AIFEF → **SHIFTIN** DIV\_TC CONTROL OUTPUT **AIFREQ** SCAN IN PROG DIV COUNTER START1 SC COUNTER SC TC

Figure 2-2 shows a simplified model of the AITM module.

Figure 2-2. AITM Simplified Model

One of the primary features of the AITM is that a wide variety of signals can be selected as timing and control sources. The simplified model depicts this as a select circuit, which chooses between the 10 PFI signals PFI<0..9>, the seven RTSI signals RTSI\_TRIGGER<0..6>, and the dedicated STOP input signal AI\_STOP\_IN. Many of the signals required for the ADC can come from external sources routed through the selector. The DAQ-STC can also generate the timing sources internally.

The simplified model in Figure 2-2 shows that the source for the CONVERT pulse may come from the SI2 counter (internal CONVERT source) or the select circuit (external CONVERT source). SOC (start of conversion) and EOC (end of conversion) are status signals generated by the ADC. SOC indicates that a conversion has begun and EOC indicates that a conversion is complete.

Using CONVERT as a reference, the output circuit generates several ancillary signals used on the board. The LOCALMUX\_CLK (configuration FIFO advance) signal, which pulses after an integral number of CONVERTs, advances the configuration FIFO to the next input channel. The LOCALMUX\_FFRT (configuration FIFO retransmit) signal, which pulses when the configuration FIFO empties, refills the configuration FIFO. The EXTMUX\_CLK (external multiplexer clock) signal, which pulses on every CONVERT, advances the channel multiplexer. The SHIFTIN signals (AI\_FIFO\_SHIFTIN and SHIFTIN), which pulse after the ADC has completed a conversion, move the data into the analog input data FIFO. The AIFREQ (AI data FIFO request) signal generates a DMA request based on the analog input

FIFO flags AIFEF (AI data FIFO empty flag), AIFHF (AI data FIFO half-full flag), and AIFFF (AI data FIFO full flag). Refer to section 2.5, *Pin Locator Interface*, for a complete description of these signals.

The configuration FIFO may also supply the GHOST signal, which is updated on every CONVERT. When the GHOST input is active, the AI\_FIFO\_SHIFTIN pulse is suppressed following the conversion, so that the ADC data is not shifted into the AI data FIFO. This feature allows the DAQ-STC to support multirate sampling where channels are sampled at different input rates.

As shown in Figure 2-2, the START pulse may come from the SI counter (internal START source) or the PFI selector (external START source). Similarly, the STOP pulse may come from the DIV counter (internal STOP source) or the PFI selector (external STOP source). The SCAN\_IN\_PROG output indicates that a scan is in progress by asserting on START and deasserting on STOP.

The SC counter is available to count the number of scans that have occurred. This is useful for generating a specific number of scans in an acquisition. The START1 trigger signal begins the acquisition sequence and may come from one of several sources—PFI, RTSI, software, or general-purpose counter 0.

# 2.4 Analog Input Functions

The AITM is a highly flexible circuit that can accommodate a variety of timing scenarios. The most useful of these is the interval scanning mode. For this reason, the functional description will present interval scanning as the primary analog input mode.

For the purpose of discussion, the analog input functions can be divided into three groups—low-level timing and control, scan-level timing and control, and acquisition-level timing and control. Low-level timing and control refers to the timing signals related to and derived from CONVERT. Scan-level timing and control refers to the timing signals necessary to organize the CONVERT pulses into scans. Acquisition-level timing and control refers to the timing signals that govern the generation of scan sequences.

## 2.4.1 Low-Level Timing and Control

This section discusses CONVERT and the signals derived from CONVERT.

The CONVERT signal is the primary timing signal for analog input. Three board-level subsystems are controlled by CONVERT and the signals derived from CONVERT—the ADC, the data FIFO, and the configuration FIFO and external multiplexer. CONVERT timing is affected by your selection of internal or external CONVERT mode.

#### 2.4.1.1 ADC Control

The basic function of the ADC control signals is to time ADC conversions and load the resulting digital data into a latch. The primary output signals are CONVERT and SHIFTIN, and the input signals are SOC and EOC. Figure 2-3 shows these signals in a basic data acquisition sequence.




Figure 2-3. ADC Control

The SOC input informs the DAQ-STC when a conversion starts. Similarly, the EOC input notifies the DAQ-STC when a conversion completes. The assertion of EOC leads to the assertion of SHIFTIN, which loads the acquired data into its destination. An overrun condition occurs when the conversion rate is too high for the A/D subsystem to maintain. If a second CONVERT signal occurs before the current conversion is complete, the DAQ-STC flags an overrun error and generates an interrupt if programmed to do so.

### 2.4.1.2 Data FIFO Control

Many DAQ products include data FIFOs to prevent loss of data at high speeds and to increase bus bandwidth. The data FIFO control signals support such a FIFO. The SHIFTIN signal loads the result of each conversion into the data FIFO. Three status flags indicate the amount of data stored in the FIFO and are monitored by the DAQ-STC. The three status flags are AIFFF, AIFHF, and AIFEF. When the FIFO flags indicate that the FIFO level has exceeded a programmed threshold, the DAQ-STC notifies the host computer using either an interrupt request, if the CPU performs data transfers, or the DMA request signal AIFREQ, if the DMA controller performs data transfers. The host computer then transfers the input data stored in the data FIFO to main memory.

### 2.4.1.3 Configuration FIFO and External Multiplexer Control

Typical DAQ products provide a means of setting channel, gain, polarity, and other configuration information for the A/D subsystem. Recent products offer the ability to change this information on a per conversion basis. The DAQ-STC fully supports a FIFO-based configuration memory that can update on every CONVERT pulse. Typically, the configuration FIFO contains one data word for each input channel included in the scan. At the

end of the scan, the FIFO read pointer is reset, effectively reloading the FIFO with the configuration list. The LOCALMUX\_CLK signal, which asserts at the same time as CONVERT, advances the configuration FIFO. At the leading edge of the final LOCALMUX\_CLK, the configuration FIFO becomes empty, causing MUXFEF to assert. When MUXFEF asserts, LOCALMUX\_FFRT pulses on the trailing edge of LOCALMUX\_CLK, causing the configuration FIFO to reload the entire configuration list. Figure 2-4 shows the operation of these signals during two scans, where each scan contains four channels.




Figure 2-4. Configuration FIFO Control

In addition to supporting the configuration FIFO, the DAQ-STC also supports an external multiplexer. Typically, analog input boards are limited to eight or 16 input channels. An external multiplexer overcomes this limitation by time division, multiplexing several analog signals onto each input channel. Each memory location in the configuration FIFO corresponds to one input channel. With an external multiplexer, the configuration FIFO does not advance until all the external channels have been sampled for a given input channel. The EXTMUX\_CLK signal is available to advance the external multiplexer.

To use the DAQ-STC with an external multiplexer, you load the DIV counter with the number of external channels corresponding to each input channel. The EXTMUX\_CLK signal pulses on every CONVERT, but the LOCALMUX\_CLK signal pulses only when the DIV counter reaches state 0. Figure 2-5 shows the operation of these signals during a scan where four external channels are multiplexed onto each of two input channels.




Figure 2-5. External Multiplexer Control

### 2.4.1.4 CONVERT Timing

As discussed in section 2.3, *Simplified Model*, sequences of CONVERT pulses are organized into scans, which begin on START and terminate on STOP. The DAQ-STC can generate the timing for the individual CONVERT pulses using the SI2 counter (internal CONVERT), or the timing for CONVERT can come from an external source (external CONVERT). With an external CONVERT, the SI2 counter is unused.

#### Internal CONVERT

In the internal CONVERT mode, the hardware generates the CONVERT pulses on SI2\_TC (SI2 counter TC). The START trigger causes the SI2 counter to begin counting and the STOP trigger causes the SI2 counter to stop counting. Refer to section 2.4.2, *Scan-Level Timing and Control*, for more information on the START trigger. The STOP trigger, which asserts after the appropriate number of conversions, usually comes from the configuration FIFO. A second option for generating the STOP trigger, an internal STOP, is to configure the DIV counter to count the number of conversions, load the DIV counter with the number of conversions per scan, then use the DIV counter TC as the STOP signal. However, you cannot use an internal STOP and an external multiplexer at the same time because they both use the DIV counter.

The SI2 counter has dual load registers that allow two timing parameters at the CONVERT timing level. The first parameter, A, gives the delay from START to the first CONVERT. The second parameter, B, gives the delay between CONVERT pulses. The SI2 reload mode setting allows the SI2 counter to alternate load registers on every STOP, thus providing the dual timing feature.

Figure 2-6 shows two scans with four internally timed CONVERT pulses each to indicate the available timing parameters. The SCAN\_IN\_PROG output asserts on START and deasserts at the completion of the scan.




Figure 2-6. Internal CONVERT Timing

#### **External CONVERT**

In the external CONVERT mode, the externally generated CONVERT pulses enter the DAQ-STC through one of the PFI<0..9> or RTSI\_TRIGGER<0..6> inputs. In order to preserve the concept of interval scanning with an external CONVERT, the STST\_GATE (Start/Stop Gate) is available. The START trigger enables the STST\_GATE and the STOP trigger disables the STST\_GATE.

External CONVERT pulses that occur when the STST\_GATE is enabled pass through the DAQ-STC. External CONVERT pulses that occur when the STST\_GATE is disabled are blocked.

Timing for the external CONVERT can be arbitrarily complex depending on the behavior of the signal you select as the external CONVERT source. Typically, though, you will select a periodic signal, in which case the only timing parameter available is the delay between CONVERT pulses. The delay from START to the first CONVERT depends on the relationship between the START trigger and the external CONVERT and can vary.

Figure 2-7 shows two scans with four externally timed CONVERT pulses each and indicates how the delay from START to the first CONVERT can vary. The SCAN\_IN\_PROG output asserts on the recognition of START and deasserts on STOP.




Figure 2-7. External CONVERT Timing

Although successive CONVERT pulses in Figure 2-7 are equidistant, they could follow any other timing.

### 2.4.2 Scan-Level Timing and Control

As discussed in section 2.3, *Simplified Model*, sequences of CONVERT pulses are organized into scans. Each scan begins with a START pulse. The START pulse may come from either the SI counter (internal START mode) or the PFI selector (external START mode).

#### 2.4.2.1 Internal START Mode

In the internal START mode, the SI\_TC (SI counter TC) signal becomes the START pulse. The START1 trigger causes the SI counter to generate the START pulses which continue until the acquisition sequence is complete. Refer to section 2.4.3, *Acquisition-Level Timing and Control*, for more information on the START1 trigger.

The SI counter has dual-load registers that allow for two timing parameters at the START timing level. The first parameter (A) gives the delay from START1 to the first START. The second parameter (B) gives the delay between START pulses.

Figure 2-8 shows three scans of four CONVERT pulses each to indicate the timing parameters that are available.




Figure 2-8. Internal START

#### 2.4.2.2 External START Mode

In the external START mode, the externally generated START pulses enter the DAQ-STC through one of the PFI<0..9> or RTSI\_TRIGGER<0..6> inputs or from general-purpose counter 0. When the counters are armed and a START1 pulse is received, the DAQ-STC is ready to recognize external START pulses. Each external START initiates a scan, causing the DAQ-STC to generate CONVERT pulses until a STOP is received. If the external START pulses occur at a rate higher than the DAQ-STC can maintain, the extra external START pulses are ignored.

The timing for the external START can be arbitrarily complex depending on the behavior of the signal you select as the external START source. Typically, though, you will select a periodic signal, in which case the only timing parameter available is the delay between START pulses. The delay from START1 to the first START depends on the relationship between the START1 trigger and the external START and can vary.

Figure 2-9 shows three scans of four CONVERT pulses each, where the scans are initiated by an external START.




Figure 2-9. External START

In the external START mode, the SI special trigger delay feature of the SI counter allows an extra timing parameter in the scan timing. This feature allows you to enforce a minimum delay from the START1 trigger to the first START. When the SI special trigger delay is enabled, the SI counter blocks external START pulses for a fixed time period after the START1 trigger. Software can program the SI counter to count edges on the internal IN\_TIMEBASE signal for an absolute time delay, or it can program the SI counter to count edges on the external START signal for a delay in terms of the number of START pulses blocked.

Figure 2-10 depicts the SI special trigger delay feature where the SI counter counts edges on the internal IN\_TIMEBASE signal. The START1 pulse causes the SI counter to begin counting. External START pulses are not recognized until the SI\_TC. This feature gives the user greater control over the external START timing.




Figure 2-10. SI Special Trigger Delay

### 2.4.3 Acquisition-Level Timing and Control

The SC counter is available to control the acquisition-level timing. Two trigger signals are available for acquisition-level timing—the START1 trigger and the START2 trigger. The DAQ-STC has three acquisition-level timing modes—posttrigger mode, pretrigger mode, and continuous acquisition mode. This section discusses the operation of the START1 and START2 triggers in the context of these three timing modes.

### 2.4.3.1 Posttrigger Acquisition Mode

In the posttrigger acquisition mode, only one parameter is required—the number of scans to complete. The START1 pulse initiates the scan sequence. The SC counter counts the number of scans and terminates the acquisition upon completion of the programmed number of scans. Posttrigger acquisitions can be retriggerable or nonretriggerable. In the retriggerable mode, additional START1 pulses that occur after SC\_TC initiate additional acquisition sequences. In the nonretriggerable mode, only one acquisition sequence is allowed. Externally generated START1 and START2 triggers enter the DAQ-STC through one of PFI<0..9> or RTSI TRIGGER<0..6>.

Figure 2-11 shows a single-posttrigger acquisition sequence consisting of three scans.




Figure 2-11. Posttrigger Acquisition Mode

#### 2.4.3.2 Pretrigger Acquisition Mode

In the pretrigger acquisition mode, two parameters are required. The first parameter gives the pretrigger count requirement; that is, the number of scans that must occur before START2 can be recognized. The second parameter gives the posttrigger count requirement; that is, the number of scans that will occur after START2 is recognized.

The START1 pulse initiates the scan sequence. After the pretrigger count requirement has been satisfied, the DAQ-STC looks for the START2 trigger while continuing to generate scans. When the START2 trigger has been received, the hardware generates a specific number of additional scans according to the posttrigger count requirement. Pretrigger acquisitions can be retriggerable or nonretriggerable. In the retriggerable mode, additional START1 pulses initiate additional acquisition sequences. In the nonretriggerable mode, only one acquisition sequence is allowed. Alternatively, START1 can come from general-purpose counter 0.

Figure 2-12 shows a single pretrigger acquisition sequence with a pretrigger count requirement of four scans and a posttrigger scan requirement of three scans. The total number of scans acquired before START2 occurs is six because the START2 trigger occurs after the sixth scan but before the start of the second scan. The vertical lines indicate where the SC counter transitions occur.




Figure 2-12. Pretrigger Acquisition Mode

#### 2.4.3.3 Continuous Acquisition Mode

In the continuous acquisition mode, the START1 trigger initiates the scan sequence. The hardware continues to generate scans until the software issues an AI\_End\_On\_End\_Of\_Scan command, an AI\_End\_On\_SC\_TC command, or a software reset command. The AI\_End\_On\_End\_Of\_Scan command terminates the scan sequence at the end of the next scan. The AI\_End\_On\_SC\_TC command terminates the scan sequence at the next SC\_TC (SC counter TC). The software reset command terminates the scan sequence immediately.

#### 2.4.3.4 Staged Acquisition

Staged acquisition refers to the software action required to implement more than one posttrigger acquisition sequence, each having unique timing parameters. This section discusses how the software might handle staged acquisition.

In a programming sequence that occurs prior to the START1 trigger, software loads the parameter values for the first two acquisition sequences. Software also configures the counters to switch load registers after each acquisition sequence has completed, providing for the switch from one sequence to the next. While the second sequence is in progress, software loads the parameters for the third sequence into the unused load registers. Switching between load registers occurs at the end of each sequence, that is, at SC\_TC. This arrangement allows the software a maximum latency of up to the duration of the sequence in progress to finish writing the set of values for the next sequence into the alternate load register set.

Error detection is provided in case the next parameter set is not written in the allotted time. The error-detection circuit is armed on each SC\_TC. If a software clear does not occur before the next SC\_TC, the error-detection circuit latches an SC\_TC error condition.

### 2.4.3.5 Master/Slave Trigger

Use master/slave triggers whenever you need DAQ devices with multiple DAQ-STC ASICs to acquire data in a synchronized manner; that is, when multiple ASICs share the same START1 and START2 triggers. With master/slave triggering, one DAQ-STC is designated to be the master trigger ASIC, sourcing the START1 and START2 triggers to the other ASICs through the PFI<0..9> or RTSI\_TRIGGER<0..6> interface. This arrangement provides better synchronization than if all DAQ-STC ASICs receive the same START1 and START2 triggers independently, because different ASICs may synchronize differently.

In master/slave triggering, all DAQ-STC AITMs are timed from a common source. The master ASIC delays recognition of the START1 and START2 triggers by one source period to allow the slave ASICs adequate time to receive the triggers. On the following source edge, all of the ASICs simultaneously begin the programmed acquisition sequence. Master/slave triggering can be used with any of the three acquisition modes—pretrigger, posttrigger, or continuous acquisition mode.

#### 2.4.4 **Gating**

The DAQ-STC also supports gating, an additional external control layer. Both an external source coming through the PFI<0..9> or RTSI\_TRIGGER<0..6> interface and software can supply the optional control signal. Gating provides a mechanism to pause the data acquisition operation. When the START signal is internally generated (by the SI counter), gating is available in two modes—free-run and halt. When the START signal is externally generated, only free-run gating is available. In all modes, the conversion signal CONVERT is gated on a scan basis; that is, entire scans are gated on or off.

### 2.4.4.1 Free-Run Gating Mode

In the free-run gating mode, the scan timing continues without interruption while the outputs are gated off. For the internal START case, the SI counter continues to count regardless of the gating signal. If the external gate is asynchronous to the SI source (internal START mode) or to the external START, the delay between active gate level and first conversion of a scan varies and can be as long as one scan interval.

Figure 2-13 shows two scans and the location of the third scan had it not been gated off.




Figure 2-13. Free-Run Gating Mode

### 2.4.4.2 Halt-Gating Mode

Halt-gating mode is available only when the START signal is generated internally. In the halt-gating mode, the delay from the assertion of the external gate to the next CONVERT is minimized. The SI counter counts down normally until it reaches a count value of one. At this point, the behavior of the SI counter depends upon the external gate. If the external gate is deasserted, the SI counter pauses so that no START pulses are generated. When the external gate asserts, the START occurs immediately (with jitter of up to one SI source clock period). The external gate works as a pseudotrigger for a scan in this mode.

Figure 2-14 shows three scans where the second scan has been delayed by the action of the external gate. START is asserted immediately upon the assertion of the external gate.




Figure 2-14. Halt-Gating Mode

#### 2.4.5 Single-Wire Mode

In the single-wire mode, one signal is used as both an external START and an external CONVERT. Interval-scan timing is still permitted, although the number of timing parameters is quite limited. Figure 2-15 shows an example of three scans of four CONVERT pulses each in single-wire mode.




Figure 2-15. Single-Wire Mode

# 2.5 Pin Locator Interface

The I/O signals relevant to analog input are listed in Table 2-1. An asterisk following a pin name indicates that the default polarity for that pin is active low.

#### **Pin Type Notation:**

 $\begin{array}{ll} IU & \quad Input, \ pull \ up \ (50 \ k\Omega) \\ IU5 & \quad Input, \ pull \ up \ (5 \ k\Omega) \end{array}$ 

O4TU Output, 4 mA sink, 2.5 mA source tri-state, pull up (50 k $\Omega$ )
O9TU Output, 9 mA sink, 5 mA source, tri-state, pull up (50 k $\Omega$ )

Table 2-1. Pin Interface

Pin Name	Type	Description
AIFEF*	IU	Data FIFO Empty Flag—This input generates the FIFO interrupt and the FIFO request signal (AIFREQ) based on the status of the FIFO. The input polarity is selectable, and the input state can be directly observed in one of the status registers. Source: AI data FIFO. Related bitfields: AI_FIFO_Flags_Polarity, AI_FIFO_Empty_St.
AIFFF*	IU	Data FIFO Full Flag—This input is used to generate the FIFO interrupt and the FIFO request signal (AIFREQ) based on the status of the FIFO. The input polarity is selectable, and the input state can be directly observed in one of the status registers. Source: AI data FIFO. Related bitfields: AI_FIFO_Flags_Polarity, AI_FIFO_Full_St.
AIFHF*	IU	Data FIFO Half-full Flag—This input generates the FIFO interrupt and the FIFO request signal (AIFREQ) based on the status of the FIFO. The input polarity is selectable, and the input state can be directly observed in one of the status registers. Source: AI data FIFO. Related bitfields: AI_FIFO_Flags_Polarity, AI_FIFO_Half_Full_St.
AI_FIFO_SHIFTIN*	O9TU	Data FIFO Write Clock—This output shifts the ADC data from the ADC into the data FIFO at the end of conversion. The AI_FIFO_SHIFTIN pulse is asserted on EOC and remains asserted based on the selected pulsewidth. The AI_FIFO_SHIFTIN pulse is inhibited for the conversions that occur when the GHOST signal is active. Output polarity is selectable. Destination: AI data FIFO. Options: Active Low, Active High. Related bitfields: AI_SHIFTIN_Polarity, AI_SHIFTIN_Pulse_Width.

Table 2-1. Pin Interface (Continued)

Pin Name	Type	Description
AIFREQ	O4TU	Data FIFO Request—This output is a FIFO request signal that indicates that the data FIFO contains data that requires service. The AIFREQ signal is generated directly from the data FIFO status flags (AIFEF, AIFHF, and AIFFF) and the internal SC_TC signal. Output polarity is selectable. Destination: DMA Controller or CPU. Options: Active Low, Active High. Related bitfields: AI_AIFREQ_Polarity, AI_FIFO_Mode.
AI_STOP_IN	IU5	Dedicated STOP Input—This input provides a optimized path for the end-of-scan signal (LAST_CH) from the configuration FIFO. Internally, the AI_STOP_IN signal is routed directly to the STOP selector. Source: Configuration FIFO. Related bitfields: AI_STOP_Select.
AI_STOP_OUT	O4TU	Dedicated STOP Output—This output reflects the state of the active high internal STOP signal. The hardware generates AI_STOP_OUT and the internal STOP signal by passing the output of the STOP selector through polarity selection, edge detection, and synchronization. Output polarity is selectable. Related bitfields: AI_STOP_Select, AI_STOP_Polarity, AI_STOP_Edge, AI_STOP_Sync, AI_STOP_St.
CONVERT*	O9TU	ADC Conversion Strobe—This output instructs the ADC to perform a conversion. The hardware generates CONVERT by passing the internal sample clock (SCLK) signal through pulsewidth and polarity selection circuitry. Output polarity is selectable. Destination: ADC. Options: Active Low, Active High, Ground, High Z. Related bitfields:  AI_CONVERT_Output_Select, AI_CONVERT_Pulse, AI_CONVERT_Original_Pulse, AI_CONVERT_Pulse_Timebase, AI_CONVERT_Pulse_Width.
DIV_TC	O4TU	DIV Counter TC Signal—Output polarity is active high. Related bitfields: Misc_Counter_TCs_Output_Enable.

Chapter 2

Table 2-1. Pin Interface (Continued)

Pin Name	Type	Description
EOC	IU	End of Conversion—This input indicates that a conversion is complete. Internally, the EOC signal causes the SHIFTIN pulse to be generated and causes the overrun error-detection circuitry to end the overrun-detection interval (in overrun mode 0). The input polarity is selectable, and the input state can be directly observed in one of the status registers. Source: ADC. Related bitfields: AI_EOC_Polarity, AI_EOC_St, AI_Overrun_Mode.
EXTMUX_CLK	O9TU	External Multiplexer Clock—This output pulses after each CONVERT to clock an external multiplexer such as the AMUX-64, causing the multiplexer to switch to the next entry in the external scan list. Two output modes are available for the EXTMUX_CLK output. In the first mode, EXTMUX_CLK trails the LOCALMUX_CLK pulse by 0.5 - 1.5 AI_OUT_TIMEBASE periods and has a pulsewidth of 4.5 AI_OUT_TIMEBASE periods. In the second mode, EXTMUX_CLK and LOCALMUX_CLK are asserted at the same time (when LOCALMUX_CLK is asserted), and their pulsewidths are equal. Output polarity is selectable. Destination: External Multiplexer. Options: Active Low, Active High, Ground, High Z. Related bitfields: AI_EXTMUX_CLK_Output_Select, AI_EXTMUX_CLK_Pulse, AI_EXTMUX_CLK_Pulse_Width.
GHOST	IU	Ghost Input—This active high input masks the AI_FIFO_SHIFTIN pulses associated with specific channels to allow multirate scanning. The GHOST signal is produced by the configuration FIFO containing the scan list. Source: Configuration FIFO.

Table 2-1. Pin Interface (Continued)

Pin Name	Туре	Description
LOCALMUX_CLK*	O4TU	Configuration FIFO Advance Clock—This output clocks the local configuration FIFO containing the scan list, thereby updating the channel, gain, and channel configuration selections. The LOCALMUX_CLK pulse is asserted on CONVERT and remains asserted based on the selected pulsewidth, with the added condition that SOC must arrive before the signal is deasserted. When an external multiplexer is present, the LOCALMUX_CLK signal can be configured to pulse only after every <i>n</i> conversions, where <i>n</i> is determined by the value in the 16 bit DIV counter. This is useful when an external multiplexer is used to switch more than one active channel into a channel in the scan list. Output polarity is selectable. Destination: Configuration FIFO. Options: Active Low, Active High, Ground, High Z. Related bitfields: AI_LOCALMUX_CLK_Output_Select, AI_LOCALMUX_CLK_Pulse, AI_LOCALMUX_CLK_Pulse, Width,
LOCALMUX_FFRT*	O9TU	Configuration FIFO Retransmit—This output indicates that the configuration FIFO should repeat the scan list. When MUXFEF is active, the LOCALMUX_FFRT signal is asserted on the trailing edge of LOCALMUX_CLK and remains asserted based on the selected pulsewidth. Output polarity is active low. Destination: Configuration FIFO. Related bitfields: AI_LOCALMUX_CLK_Pulse_Width.
MUXFEF	IU	Configuration FIFO Empty Flag—This input indicates that the configuration FIFO is empty. The MUXFEF signal is used to generate the configuration FIFO retransmit signal (LOCALMUX_FFRT). The input polarity is selectable. Source: Configuration FIFO. Related bitfields: AI_FIFO_Flags_Polarity.

Chapter 2

Table 2-1. Pin Interface (Continued)

Pin Name	Type	Description
SCAN_IN_PROG	O4TU	Scan in Progress—This output indicates that a scan is in progress. It is useful for generating track/hold signals for on board track and hold systems in a simultaneous sampling environment. In the internal CONVERT mode, SCAN_IN_PROG is asserted when START is recognized. In the external CONVERT mode, SCAN_IN_PROG is asserted on the first CONVERT of each scan. The signal remains asserted until SOC occurs while the internal STOP is active. Output polarity is selectable. Destination: Sample and hold circuit. Options: Active Low, Active High, Ground, High Z. Related bitfields: AI_SCAN_IN_PROG_Output_Select, AI_SCAN_IN_PROG_Pulse.
SC_TC	O9TU	SC Counter TC—This signal indicates the end of a data acquisition operation. Output polarity is active high. Related bitfields: Misc_Counter_TCs_Output_Enable.
SHIFTIN*	O9TU	Data Shift Pulse—This output sends ADC data over the serial link. The serial link transfers data serially across the RTSI bus but is not currently supported. The signal is similar to AI_FIFO_SHIFTIN except that its generation is not inhibited by the GHOST signal. The SHIFTIN pulse is asserted on EOC and remains asserted based on the selected pulsewidth. Output polarity is active low. Destination: Serial Data Link. Related bitfields: AI_SHIFTIN_Pulse_Width.
SI_TC	O4TU	SI Counter TC Signal—Output polarity is active high. Related bitfields: Misc_Counter_TCs_Output_Enable.
SOC	IU	Start of Conversion—This input indicates that a conversion has begun. Internally, the SOC signal allows the trailing edge of LOCALMUX_CLK to occur, enables the overrun error-detection circuitry to start the overrun-detection interval, and terminates the SCAN_IN_PROG signal (when STOP is asserted). The input polarity is selectable, and the input state can be directly observed in one of the status registers. Source: ADC. Related bitfields: AI_SOC_Polarity, AI_SOC_St.

# 2.6 Programming Information

Programming the DAQ-STC involves writing to and reading from the registers on the chip. The programming instructions are language independent; that is, they instruct you to write a value to a given bitfield or register or to detect the state of a bitfield or a register without presenting the actual code.

This section presents the functions required to implement some common analog input applications, which are described in pseudocode that refers to the various bitfields. Bitfield descriptions relevant to the AITM modules are also included. The bitfield descriptions are intended to be used as a reference. See Appendix B, *Register Information*, for the DAQ-STC register map and to locate specific bitfield descriptions in this manual.

A bitfield is a bit in a register, a group of functionally related bits in one register, or a pair of registers that jointly perform a function. If a bitfield consists of several bits within one register, the locations of the bits must be contiguous. Pairs of 16-bit registers are needed for loading and saving the 24-bit counter contents. Each pair of registers is treated as a single bitfield in this document.

### 2.6.1 Register and Bitfield Programming Considerations

Several write-only registers on the DAQ-STC contain bitfields that control a number of functionally independent parts of the chip. To follow the instructions for assigning values to bitfields, you must set or clear bits without changing the current state of the remaining bits in the register. However, writing to these registers affects all register bits. You cannot read these registers to determine which bits have been set or cleared in the past; therefore, you should maintain a software copy of the write-only registers. You can then use this software copy to determine the status of write-only registers. Because some bitfields get cleared automatically, you should keep your software copies current. To change the state of a single bitfield without disturbing the remaining bits, perform the following steps:

- 1. Make a secondary copy of the software copy.
- 2. Clear the bitfield in the secondary copy.
- 3. Place the new bitfield value in the secondary copy.
- 4. Write the value of the secondary copy to the register.
- 5. If the bitfield is not cleared automatically, update the software copy by replacing it with secondary copy.

Bitfields that get cleared automatically are called strobe bits. To change the state of a bitfield that spans over two registers, you need to write to both registers.

## 2.6.2 Windowing Registers

All of the write-only and read-only registers on the DAQ-STC can be addressed in two modes—direct mode and windowed mode. A particular implementation on a board may use either or both of these modes.

Direct mode allows direct access to all of the DAQ-STC registers. The register addresses are calculated by adding the register offset to the base address assigned to the DAQ-STC on the particular board. The *Register Maps* section of Appendix B, *Register Information*, lists the register offsets.

Windowed mode allows a smaller address space requirement for the DAQ-STC at the expense of requiring more accesses to perform the same task. In this mode, all DAQ-STC register accesses use the Window\_Address\_Register and Window\_Data\_Register. Refer to the 7.6.1, Windowed Mode Register Access Example section of Chapter 7, Digital I/O, for more information on windowing mode and for an example program.



Caution

When using windowed-mode accesses from an interruptable process, your application may not function properly if an interrupt occurs between the time that the address is loaded into the Window\_Address\_Register and the time that an access is made from the Window\_Data\_Register. Make sure that the interrupt does not disturb the Window\_Address\_Register during this sensitive period; disable interrupts during windowed-mode accesses or write the interrupt routines so that they do not disturb the contents of the Window\_Address\_Register.

### 2.6.3 Programming for an Analog Input Operation

This section contains detailed programming information for bit-level programming of the AITM for specialized applications. The programs are presented in a bottom-up fashion. This section lists functions that can be used to configure the AITM for various operations. The functions are then assembled into a complete program in section 2.6.3.16, *Analog Input Program*.

Most of the programming sequences presented here must be executed exactly as shown. *Bitfield assignments* are defined as pseudocode instructions of the form *<br/>bitfield name>* = *<value>*. Pseudocode sequences enclosed in braces that contain only bitfield assignments can normally be executed in any order, or simultaneously, if possible. If the sequence must be executed in exact order, the character  $\Sigma$  marks the boundary between two groups of assignments that have to be executed sequentially. For example, in the following pseudocode, the first bitfield assignment must be performed first, the second and third assignments may then be executed in any order, but the fourth bitfield assignment must be executed after the second and third bitfield assignments. Other programming constructs, such as if-then, should be executed in the order shown.

```
{
    FOUT Enable = 0:
    FOUT Timebase Select = 0 (FOUT IN TIMEBASE1) or 1 (IN TIMEBASE2);
    FOUT_Divider = 0 (for division factor 16) or 1-15 (for division factor 1-15);
   FOUT Enable = 1;
}
```

The directives Begin critical section and End critical section mark the beginning and end of critical sections in the ensuing pseudocode. All statements under these directives must be synchronized with the ISRs; in other words, while the code fragment under these directives is executing in the foreground, all interrupt-time-specific code must be prevented from executing in the background.

Under some single-tasking operating systems such as DOS, the directives Begin critical section and End critical section directly map to CLI and STI assembly-language instructions, respectively. However, other operating systems may require specific primitives to achieve this functionality.

### 2.6.3.1 Resetting

Assume the AITM was set up to perform an unknown operation. The object is to stop any activities in progress.

```
Function AI_Reset_All
    Begin critical section;
    AI Reset = 1;
    AI_Configuration_Start = 1;
    AI\_SC\_TC\_Interrupt\_Enable = 0;
    AI START1 Interrupt Enable = 0;
    AI START2 Interrupt Enable = 0;
    AI_START_Interrupt_Enable = 0;
    AI STOP Interrupt Enable = 0;
    AI Error Interrupt Enable = 0;
    AI_FIFO_Interrupt_Enable = 0;
    Σ
    AI SC TC Error Confirm = 1;
    AI\_SC\_TC\_Interrupt\_Ack = 1;
    AI START1_Interrupt_Ack = 1;
    AI START2 Interrupt Ack = 1;
    AI\_START\_Interrupt\_Ack = 1;
    AI_STOP_Interrupt_Ack = 1;
    AI Error Interrupt Ack = 1;
    Σ
```

At this point, you should clear your software copies of the registers so that they will agree with the DAQ-STC registers. The affected registers are:

```
AI_Command_1_Register,
AI_Command_2_Register,
AI_Mode_1_Register,
AI_Mode_2_Register,
AI_Mode_3_Register,
AI_Output_Control_Register,
AI_Personal_Register,
AI_START_STOP_Select_Register,
AI_Trigger_Select_Register;

\[ \Sigma_{\text{Reserved_One}} = 1;
AI_Start_Stop = 1;
\[ \Sigma_{\text{AI_Configuration_End}} = 1;
End critical section;
\]
```

You need to perform the AI\_Board\_Personalize function to bring the AITM into a known state. You can then program the AITM for any desired operation.

## 2.6.3.2 Board Power-up Initialization

Part of the AITM programming depends only on properties of the hardware surrounding the DAQ-STC. If you are programming a DAQ-STC that is part of a data acquisition system, refer to the document for register-level programming for information about the proper selections to make in this function.

```
Function AI_Board_Personalize

{
    Begin critical section;
    AI_Configuration_Start = 1;
    \( \sum_{\text{AI}}\) AI_Source_Divide_By_2 = 0 (AI_IN_TIMEBASE1 equals IN_TIMEBASE) or
    \( 1\) (AI_IN_TIMEBASE1 is IN_TIMEBASE divided by two);

AI_Output_Divide_By_2 = 0 (AI_OUT_TIMEBASE equals IN_TIMEBASE) or
    \( 1\) (AI_OUT_TIMEBASE is IN_TIMEBASE divided by two);

AI_CONVERT_Pulse_Timebase = 0 (pulsewidth is selected by
    \( \text{AI_CONVERT_Pulse_Width} \)) or
    \( 1\) (pulse width is selected by
    \( \text{AI_CONVERT_Original_Pulse} \);
```

```
AI\_CONVERT\_Pulse\_Width = 0 (1.5-2 AI\_OUT\_TIMEBASE periods) or
                              1 (0.5–1 AI_OUT_TIMEBASE periods);
AI_CONVERT_Output_Select = 0 (high Z) or 1 (ground) or 2 (enable, active low) or
                              3 (enable, active high);
AI FIFO Flags Polarity = 0 (active low) or 1 (active high);
AI LOCALMUXCLK Pulse Width = 0 (Retransmit = 0.5–1 AI OUT TIMEBASE
                             periods, Read = 1.5–2 AI_OUT_TIMEBASE periods) or
                             1 (Retransmit = 0.5 AI output clock periods,
                             Read = 0.5-1 AI_OUT_TIMEBASE periods);
AI_AIFREQ_Polarity = 0 (active high) or 1 (active low);
AI SC TC Output Select = 0 (high Z) or 1 (ground) or 2 (enable, active low) or 3
(enable, active high);
AI SHIFTIN Polarity = 0 (active low) or 1 (active high):
AI SHIFTIN Pulse Width = 0 (0.5-1.5 \text{ AI OUT TIMEBASE periods}) or
                          1 (1.5–2 AI_OUT_TIMEBASE periods);
AI EOC Polarity = 0 (rising edge) or 1 (falling edge);
AI SOC Polarity = 0 (rising edge) or 1 (falling edge);
AI Overrun Mode = 0 (from SOC to EOC) or 1 (from SOC to the trailing edge of
SHIFTIN);
AI SCAN IN PROG Output Select = 0 (high Z) or 1 (ground) or 2 (enable, active low)
                                    or 3 (enable, active high);
AI_LOCALMUX_CLK_Output_Select = 0 (high Z) or 1 (ground) or 2 (enable, active
                                       low) or 3 (enable, active high);
AI Configuration End = 1;
End critical section;
```

### 2.6.3.3 Initialize Configuration Memory Output

Use this function to generate a LOCALMUX\_CLK pulse that accesses the first value in the configuration FIFO.

```
Function AI_Initialize_Configuration_Memory_Output
{
    Begin critical section;
    AI_Configuration_Start = 1;
    If (an external MUX is present) then
    {
        AI External MUX Present = 0;
    }
}
```

}

```
\( \sum_{AI_CONVERT_Pulse} = 1; \)
\( \sum_{Y} \)

/*Pause here long enough that the LOCALMUX_CLK pulse generated by the /

/*CONVERT* will have time to clock the configuration FIFO*/

AI_External_MUX_Present = 1; \)

Else

{

AI_CONVERT_Pulse = 1; \}

AI_Configuration_End = 1; \)
End critical section;
```

## 2.6.3.4 Board Environment Setup

Part of the AITM programming depends only on properties of hardware surrounding the device that the DAQ-STC is on. For example, if you have an MIO board, the external hardware can be an AMUX-64T or an SCXI device. The major distinction between power-up initialization and environment setup is that power-up initialization is always the same for a device using the DAQ-STC, while the latter environmental setup may be different.

```
Function AI_Board_Environmentalize
    Begin critical section;
    AI_Configuration_Start = 1;
If (an external MUX is present) then
    AI_EXTMUX_CLK_Output_Select = 2 (enable, active low) or 3 (enable, active high);
                                        /*Base selection on board hardware*/
    AI_EXTMUX_CLK_Pulse_Width = 0 (4.5 AI_OUT_TIMEBASE periods) or
                                     1 (same as LOCALMUX CLK);
    If (more than one external MUX channel corresponds to each internal channel) then
        AI_External_MUX_Present = 1;
        Σ
        AI_DIV_Load_A = number of external channels corresponding to each internal
        channel - 1;
        Σ
        AI DIV Load = 1;
    Else
    AI_External_MUX_Present = 0;
```

```
}
Else
{
    AI_External_MUX_Present = 0;
    AI_EXTMUX_CLK_Output_Select = 0 (high Z) or 1 (forced to logic low);
    /*Base selection on board hardware*/
    Σ
    AI_Configuration_End = 1;
    End critical section;
}
```

If AI\_External\_MUX\_Present is set to 1, you should use the DIV counter to account for the external-to-internal multiplexing factor. In this case, you cannot use the DIV counter to generate the STOP trigger.

### 2.6.3.5 FIFO Request

Use this function to select the data FIFO condition on which interrupt or DMA requests will be generated.

```
Function FIFO_Request_Selection

{
    Begin critical section;
    AI_Configuration_Start = 1;
    \( \Sigma \)
    AI_FIFO_Mode = 0 (FIFO not empty) or 1 (FIFO half-full) or 2 (FIFO full) or 3 (FIFO half-full until FIFO empty);
    \( \Sigma \)
    AI_Configuration_End = 1;
    End critical section;
}
```

#### 2.6.3.6 Hardware Gate Programming

Use this function to enable or disable hardware and software gating. If you enable hardware gating, you also select the signal that controls the gate, the gate polarity, and the gating mode.

```
Function AI_Hardware_Gating  \{ \\ & \text{Begin critical section;} \\ & \sum \\ & \text{AI\_Configuration\_Start} = 1; \\ & \text{If (external gating is desired) then} \\ & \{ \end{cases}
```

```
AI_External_Gate_Select = 1 through 10 (PFI<0..9>) or 11 through 17 (RTSI_TRIGGER<0..6>);

AI_External_Gate_Polarity = 0 (active high; high enables operation) or 1 (active low; low enables operation);

AI_External_Gate_Mode = 0 (free-run gating) or 1 (halt-gating mode);

Else

{

AI_External_Gate_Select = 0 (disabled);

}

\( \text{L}
\)

AI_Configuration_End = 1;

End critical section;
}
```

### 2.6.3.7 Software Gate Operation

In order to use the software gate, the hardware gate must also be enabled. If you want to use both the software and hardware gate at the same time, configure the hardware gate and then start your application. If you only want to use the software gate, configure the hardware gate as indicated in section 2.6.3.6, *Hardware Gate Programming* with the following changes to the settings:

- AI External +Gate Select = 31;
- AI\_External\_Gate\_Polarity = 1;
- Note The hardware gate must be enabled in order for the software gate to operate properly.

To use the software gate, issue the following commands:

• To pause analog input:

```
AI Software Gate = 1;
```

• To resume analog input after pause:

```
AI_Software_Gate = 0;
```

Notes Software and external gating share the gating mode; that is,

AI\_External\_Gate\_Mode determines the mode of operation for both hardware and software gating.

Software and hardware gating can be used simultaneously without any special setup. The analog input operation proceeds when neither hardware nor software gate is in the pause state.

### 2.6.3.8 Trigger Signals

Use this function to enable or disable retriggering and to select the START1 and START2 signals (if applicable).

```
Function AI_Trigger_Signals
    Begin critical section;
    AI_Configuration_Start = 1;
    If (retriggerable acquisition) then
        AI\_Trigger\_Once = 0;
    Else
        AI\_Trigger\_Once = 1;
    If (pretriggered acquisition) then
        /*Trigger Selection*/
        AI START1 Select = 0 (bitfield AI START1 Pulse) or 1 through 10 (PFI<0..9>)
                              or 11 through 17 (RTSI_TRIGGER<0..6>) or
                              18 (the G_OUT signal from general-purpose counter 0);
        If (AI_START1_Select is 0) then
            AI\_START1\_Polarity = 0;
            AI START1 Edge = 1;
            AI START1 Sync = 1;
        Else
            AI START1 Polarity = 0 (active high or rising edge) or
                                   1 (active low or falling edge);
            AI START1 Edge = 1;
            AI_START1_Sync = 1;
        /*Second Trigger Selection*/
        AI START2 Select = 0 (bitfield AI START2 Pulse) or 1 through 10 (PFI<0..9>)
                              or 11 through 17 (RTSI_TRIGGER<0..6>);
        If (AI_START2_Select is 0) then
            AI\_START2\_Polarity = 0;
            AI_START2_Edge = 1;
            AI_START2_Sync = 1;
        Else
            AI\_START2\_Polarity = 0 (active high or rising edge) or
                                    1 (active low or falling edge);
            AI START2 Edge = 1;
            AI_START2_Sync = 1;
    }
```

```
Else
        /*Trigger Selection*/
        AI_START1_Select = 0 (bitfield AI_START1_Pulse) or 1 through 10 (PFI<0..9>)
                              or 11 through 17 (RTSI_TRIGGER<0..6>) or
                              18 (the G_OUT signal from general-purpose counter 0);
        If (AI START1 Select is 0) then
            AI\_START1\_Polarity = 0;
            AI START1 Edge = 1;
            AI_START1_Sync = 1;
        Else
            AI\_START1\_Polarity = 0 (active high or rising edge) or
                                   1 (active low or falling edge);
            AI_START1_Edge = 1;
            AI_START1_Sync = 1;
        }
    Σ
    AI Configuration End = 1;
    End critical section;
}
```

#### 2.6.3.9 Number of Scans

Use this function to select the number of scans to be acquired. In a staged acquisition, the number of scans to be executed in each stage is contained in an array named sc\_ticks. If the acquisition is staged, this function will load the initial value of sc\_ticks into the SC load register to initialize the first stage. The additional values in the array are written as needed by the interrupt routine (see AI\_Staged\_ISR).

```
Function AI_Number_Of_Scans  \{ \\ & \text{Begin critical section;} \\ & \text{AI\_Configuration\_Start} = 1; \\ & \sum \\ & \text{If (continuous acquisition) then} \\ & & \text{AI\_Continuous} = 1; \\ & \text{Else} \\ & & & \text{AI\_Continuous} = 0; \\ & \text{If (pretriggered acquisition) then} \\ & & \text{AI\_Pre\_Trigger} = 1; \\ \end{cases}
```

```
AI_SC_Load_B = minimal number of pretrigger scans to acquire - 1;
        AI SC Initial Load Source = 1;
        AI_SC_Reload_Mode = 1 (alternate load register on TC);
   Else
        AI_Pre_Trigger = 0;
        AI SC Initial Load Source = 0;
        AI_SC_Reload_Mode = 0 (same load register);
    AI SC Load A = number of posttrigger scans to acquire - 1;
    AI\_SC\_Load = 1;
    If (staged acquisition) then
        AI\_SC\_Load\_B = sc\_ticks[0] - 1;
        AI\_SC\_Reload\_Mode = 0;
        AI_SC_Switch_Load_On_TC = 1;
    Ź
   AI_Configuration_End = 1;
   End critical section;
}
```

#### 2.6.3.10 Start of Scan

Use this function to select the scan start event. You can specify the scan rate by choosing an internally generated periodic signal to be the START signal. In a staged acquisition, the number of clocks between START in each stage is contained in an array named si\_ticks. If the acquisition is staged, this function loads the initial value of si\_ticks into the SI load register to initialize the first stage. The additional values in the array are written as needed by the interrupt routine (see AI\_Staged\_ISR).

Variable si\_last\_load\_register introduced in this function will be used later in the functions for changing the scan rate during an acquisition (AI\_Scan\_Rate\_Change) and staged acquisition (AI\_Staged\_ISR).

```
Function AI_Scan_Start  \{ \\ & \text{Begin critical section;} \\ & \text{Declare variable si\_last\_load\_register;} \\ & \text{AI\_Configuration\_Start} = 1; \\ & \Sigma \\
```

```
If (internal START mode is selected) then
    AI SI Special Trigger Delay = 0;
    AI START Select = 0 (the internal signal SI TC);
    AI_START_Edge = 1;
    AI START Sync = 1;
    AI START Polarity = 0;
    If (SI counter will use an internal timebase) then
        AI SI Source Select = 0 (AI IN TIMEBASE1) or 19 (IN TIMEBASE2);
        AI_SI_Source_Polarity = 0;
    Else
        AI_SI_Source_Select = 1 through 10 (PFI<0..9>) or 11 through 17
        (RTSI TRIGGER<0..6>);
        AI_SI_Source_Polarity = 0 (rising edge) or 1 (falling edge);
    If (acquisition is retriggerable) then
        /*You can specify a special delay from the START1 trigger to the first start of
        scan by preloading SI*/
        AI SI Load_A = (number of clocks from START1 to first START) - 1;
        AI SI Initial Load Source = 0;
        AI_SI_Load = 1;
        AI SI Load A = number of clocks between each START - 1;
        AI SI Reload Mode = 0;
    Else if (you will not change the scan rate during the acquisition) then
        /*You can specify a special delay from the START1 trigger to the first start of */
        /*a scan by using reload mode*/
        AI_SI_Load_B = number of clocks from START1 to first START - 1;
        AI SI Load A = number of clocks between each START - 1;
        AI_SI_Initial_Load_Source = 1:
        AI SI Load = 1;
        AI_SI_Initial_Load_Source = 0;
        AI SI Reload Mode = 6 (alternate first period on every SC TC);
    Else
        /*Interval from the START1 trigger to the first start of scan is equal to the scan
        interval*/
        AI SI Load A = number of clocks between each START - 1;
```

```
AI_SI_Initial_Load_Source = 0;
    AI_SI_Reload_Mode = 0;
    AI SI Load = 1;
}
    AI SI Write Switch = 0;
Else /*External START mode is selected*/
    /*In the single wire for START and CONVERT case, you need to set
    AI_START_Sync to 0*/
    /*The single wire case is defined by START and CONVERT coming from a
    single external source*/
    /*with the same polarity*/
    /*In other cases, it is safe to set AI_START_Sync to 1*/
    /*It is always safe to set AI START Edge to 1*/
    If (START source and CONVERT source are equal) AND (START and
    CONVERT have the same polarity) then
    {
        AI START Select = 1 through 10 (PFI<0..9>) or 11 through 17
                             (RTSI_TRIGGER<0..6>) or 18 (bitfield
                             AI START Pulse) or 19 (the G OUT signal from
                             general-purpose counter 0);
        AI\_START\_Sync = 0;
        AI START Edge = 1;
        AI\_START\_Polarity = 0 (active high or rising edge) or
                              1 (active low or falling edge);
    Else
        AI START Select = 1 through 10 (PFI<0..9>) or 11 through 17
                             (RTSI_TRIGGER<0..6>) or 18 (bitfield
                             AI START_Pulse) or 19 (the G_OUT signal from
                             general-purpose counter 0);
        AI_START_Sync = 1;
        AI START Edge = 1;
        AI START Polarity = 0 (active high or rising edge) or
                              1 (active low or falling edge);
    If (SI Special Trigger Delay is used) then
        AI\_SI\_Special\_Trigger\_Delay = 1;
        AI SI Write Switch = 0;
        If (an internal timebase is used) then
            AI SI Source Select = 0 (AI IN TIMEBASE1) or 19
            (IN TIMEBASE2);
            AI_SI_Source_Polarity = 0;
```

```
Else
                AI SI Source Select = 1 through 10 (PFI<0..9>) or 11 through 17
                (RTSI_TRIGGER<0..6>);
                AI_SI_Source_Polarity = 0 (rising edge) or 1 (falling edge);
            AI_SI_Load_A = (minimum number of clocks from START1 to first
            START) - 1:
            AI_SI_Initial_Load_Source = 0;
            AI_SI_Load = 1;
        Else
        AI_SI_Special_Trigger_Delay = 0;
    If (staged acquisition) then
        AI SI Load B = si\_ticks[0] - 1;
        AI SI Reload Mode = 0;
        AI_SI_Switch_Load_On_SC_TC = 1;
        si_last_load_register = B;
Else
    si_last_load_register = A;
AI_Configuration_End = 1;
End critical section;
```

#### 2.6.3.11 End of Scan

}

Use this function to select the end-of-scan event. On a typical MIO board, the end-of-scan event comes from the configuration memory. On a typical board without configuration memory, the end-of-scan event is generated by the DIV counter. Notice that the DAQ-STC cannot simultaneously generate end-of-scan events and timing for an external signal multiplexer.

```
Function AI_Scan_End 
{
    Begin critical section;
    AI_Configuration_Start = 1;
    \( \sum_{\text{I}} \)
    If (the end of scan is coming from the outside, either PFI or Configuration FIFO) then {
```

```
AI_STOP_Select = 1 through 10 (PFI<0..9>) or 11 through 17
    (RTSI_TRIGGER<0..6>) or 19 (signal present on the AI_STOP_IN pin);
    AI\_STOP\_Edge = 0;
    AI STOP Polarity = 0 (active high or rising edge) or 1 (active low or falling edge);
    AI\_STOP\_Sync = 1;
    /*If you have a vary fast board, you may need to use an asynchronous STOP
    (AI STOP Sync = 0)*/
Else
    If (more than one channel per scan) then
        /*DIV counter is used as the STOP source*/
        AI\_STOP\_Select = 0 (DIV\_TC);
        AI_STOP_Sync = 1;
        AI STOP Edge = 0;
        AI\_STOP\_Polarity = 0;
        AI_DIV_Load_A = number of channels per scan - 1;
        \Sigma
        AI_DIV_Load = 1;
    Else
        /*Force START signal to be always high*/
        AI_STOP_Select = 31 (logic low);
        AI_STOP_Sync = 0;
        AI STOP Edge = 0;
        AI_STOP_Polarity = 1;
    }
}
Σ
AI_Configuration_End = 1;
End critical section;
```

## 2.6.3.12 Convert Signal

Use this function to select the CONVERT signal. You can specify the channel rate by choosing an internally generated periodic event.

```
Function AI_CONVERT_Signal  \{ \\ Begin \ critical \ section; \\ AI\_Configuration\_Start = 1; \\ \sum_{\ \ If \ (internal \ CONVERT \ mode \ is \ selected) \ then \\ \}
```

}

```
AI SC Gate Enable = 0;
AI_Start_Stop_Gate_Enable = 0;
If (SI2 counter will use internal time) then
    /*If you want both SI and SI2 to use AI_IN_TIMEBASE1, you must program
    SI to select*/
    /*AI IN TIMEBASE1 and program SI2 to select the SI source*/
    If (SI2 will use AI_IN_TIMEBASE1) then
        If (internal START mode) AND (SI will use AI IN TIMEBASE1) then
             AI_SI2_Source_Select = 0 (same signal selected as SI source);
        Else
             AI SI2 Source Select = 1 (AI IN TIMEBASE1);
    Else
        /*If you want SI2 to use IN_TIMEBASE2, program the SI2 counter to */
        /*use the same timebase as the SI counter, and then program the SI */
        /*counter to use IN TIMEBASE2. This will work well in one of the */
        /*following two cases: you are not using SI at all, or you are using */
        /*SI and it uses IN_TIMEBASE2*/
        AI SI2 Source Select = 0 (same signal selected as SI source);
        AI_SI_Source_Select = 19 (IN_TIMEBASE2);
        AI_SI_Source_Polarity = 0;
    }
Else
        /*You want to use SI2 and you want to use one of the external timebases. */
        /*Program the SI2 counter to use the same timebase as the SI counter, */
        /*and program the SI counter to use the external timebase of your choice. */
        /*This will work well in one of the following are not using SI at all, or you*/
        /*are using SI and it uses the timebase you have selected here*/
        AI_SI2_Source_Select = 0 (same signal selected as SI source);
        AI\_SI\_Source\_Select = 1 through 10 (PFI<0..9>) or
                              11 through 17 (RTSI TRIGGER<0..6>);
        AI_SI_Source_Polarity = 0 (rising edge) or 1 (falling edge);
AI SI2 Load A = number of clocks from START to the first CONVERT - 1;
AI_SI2_Initial_Load_Source = 0;
AI SI2 Load B = number of clocks between two CONVERT signals within
a scan - 1:
AI_SI2_Reload_Mode = 1 (alternate first period on every STOP);
AI SI2 Load = 1;
AI_SI2_Initial_Load_Source = 1;
```

Another feature the DAQ-STC provides in the external CONVERT mode is SC\_GATE (SC Counter Gate). Similar to the STST\_GATE, the SC\_GATE provides a mechanism for blocking the external CONVERT pulses. If you set AI\_Start\_Stop\_Gate\_Enable to 0 in the external CONVERT section of the AI\_Convert\_Signal function, the SC\_GATE is selected. The SC\_GATE enables the external CONVERT pulses whenever the SC counter is enabled to count and blocks the external CONVERT pulses whenever the SC counter is not enabled to count.

# 2.6.3.13 Enable Interrupts

Use this function to enable the AITM to generate interrupts.

```
Function AI_Interrupt_Enable
{
    AI_FIFO_Interrupt_Enable = 0 (disabled) or 1 (enabled);
    AI_START_Interrupt_Enable = 0 (disabled) or 1 (enabled);
    /*START interrupt must be enabled in order for the STOP interrupt to operate*/
    If (AI_START_Interrupt_Enable is 1) then
    {
        AI_STOP_Interrupt_Enable = 0 (disabled) or 1 (enabled);
    }
    Else
    {
        AI_STOP_Interrupt_Enable = 0 (disabled) or 1 (enabled);
    }
    AI_SC_TC_Interrupt_Enable = 0 (disabled) or 1 (enabled);
    AI_START1_Interrupt_Enable = 0 (disabled) or 1 (enabled);
    AI_START2_Interrupt_Enable = 0 (disabled) or 1 (enabled);
    AI_Error_Interrupt_Enable = 0 (disabled) or 1 (enabled);
}
```

To generate interrupts, you must also program the interrupt control module. Refer to Chapter 8, *Interrupt Control*, for more information on programming the interrupt control module. To use interrupts, refer also to section 2.6.8, *Analog Input-Related Interrupts*.

### 2.6.3.14 Arming

Use this function to arm the analog input counters.

```
Function AI_Arming
    Declare variable arm si, arm si2;
    If (single scan) then
        AI_DIV_Arm = 1;
        AI\_End\_On\_End\_Of\_Scan = 1;
    If (internal START mode) OR (SI special trigger delay will be used) then
        arm_si = 1;
    Else
        arm si = 0;
    If (internal CONVERT mode) then
        arm si2 = 1;
    Else
        arm_si2 = 0;
    AI\_SC\_Arm = 1;
                                  /*You must set these four bitfields in a single write*/
    AI_SI_Arm = arm_si;
    AI SI2 Arm = arm_si2;
    AI_DIV_Arm = 1;
}
```

### 2.6.3.15 Starting the Acquisition

Use this function to initiate an analog input operation if you have selected software pretrigger (for pretriggered operation) or software posttrigger (for non-pretriggered operation). This function does not do anything unless you have selected software pretrigger or posttrigger.

{

#### 2.6.3.16 Analog Input Program

The previous sections listed functions that you can use to configure the AITM. This section shows how to organize these functions to implement a general analog input operation. You can use the following sequence of functions to program the AITM for any analog input operation.

```
/*Refer to Chapter 10, Miscellaneous Functions, to set up your timebase*/
/*Before beginning the programming sequence, you may want to program the */
/*Configuration FIFO and flush the AI data FIFO, if this is appropriate for your DAQ */
/*device*/
Call AI_Reset_All;
Call AI_Board_Personalize;
Call AI_Initialize_Configuration_Memory_Output;
Call AI_Board_Environmentalize;
Call AI_FIFO_Request_Selection;
Call AI Hardware Gating;
Call AI_Trigger_Signals;
Call AI_Number_Of_Scans;
Call AI_Scan_Start;
Call AI_Scan_End;
Call AI_CONVERT_Signal;
/*You may want to clear the AI data FIFO, if applicable. If you are using an external */
/*multiplexer, such as the AMUX-64T, you must program it here*/
/*If you are using an external track-and-hold module that requires the presence of the
/*SCAN_IN_PROG signal on PFI7, you must program it here*/
Call AI_Interrupt_Enable;
Call AI_Arming;
Call AI_Start_The_Acquisition;
```

## 2.6.4 Single Scan

}

To acquire exactly one scan of input, a special programming sequence is required, as follows.

```
{
    Use the programming sequence from section 2.6.3.16, Analog Input Program.
    In the function AI_Scan_Start, set
        AI_START_Select = 31 (ground);
        AI START Polarity = 0;
```

After the programming sequence is complete, issue the following commands: AI\_START\_Polarity = 1;  $\Sigma$  AI\_START\_Polarity = 0;

### 2.6.5 Change Scan Rate during an Acquisition

}

You can change the scan rate if you do not have special requirements on the timing for the START1 to START in retriggerable analog input or if the acquisition is not retriggerable. This will not work in the case of retriggerable analog input with nondefault START1 to START timing. Assume that the sequence of START rates is stored in the array si\_ticks, and the variable si\_ticks\_pointer indicates the current position in the array. You can use the following function to change the scan rate.

```
Function AI_Scan_Rate_Change
    If (acquisition is not retriggerable) OR (you will change the scan rate during an
    acquisition) then
        If (si last load register is 0) then
            /*If the last load was from the last load register written to, it is all right to */
            /*change the rate Otherwise, you cannot change the rate*/
            If (AI_SI_Next_Load_Source_St is 0) then
                AI_SI_Load_B = si_ticks[si_ticks_pointer] - 1;
                si_ticks_pointer + = 1;
                si_last_load_register = 1;
                If (switch SI load registers on TC) then
                     AI SI Switch Load On TC = 1;
                Else
                     AI_SI_Switch_Load_On_SC_TC = 1;
            Else
                Scan rate change cannot be performed;
        }
        Else
            If (AI_SI_Next_Load_Source_St is 1) then
                AI SI Load A = si_ticks[si_ticks_pointer] - 1;
                si_ticks_pointer + = 1;
                si_last_load_register = 0;
                If (switch SI load registers on TC) then
                     AI SI Switch Load On TC = 1;
```

```
Else

AI_SI_Switch_Load_On_SC_TC = 1;

}
Else
Scan rate change cannot be performed;

}
}
```

# 2.6.6 Staged Acquisition

In a staged acquisition, software implements more than one posttrigger acquisition sequence, each having unique timing parameters. The number of scans to be executed in each stage is contained in an array named sc\_ticks. The variable sc\_ticks\_pointer is a pointer into the array and should be initialized to 1. The number of scans for the first two posttrigger acquisition sequences is programmed in the AI\_Number\_Of\_Scans function.

The number of clocks between START in each stage is contained in an array named si\_ticks. The variable si\_ticks\_pointer is a pointer into the array and should be initialized to 1. The number of clocks for the first two posttrigger acquisition sequences is programmed in the AI\_Scan\_Start function.

The variable si\_last\_load\_register indicates which load register was accessed most recently and is initialized in the AI\_Scan\_Start function.

The SC\_TC interrupt notifies the CPU that the current acquisition sequence is complete so that the ISR can program the parameters for the next acquisition sequence. After the parameters are loaded, the ISR checks for an SC\_TC error. An SC\_TC error occurs if the parameters for the next acquisition sequence are not written before the end of the current acquisition sequence.

Use the following function as an ISR for staged acquisitions.

```
Function AI_Staged_ISR
{
    /*If the last load was from the last load register written to, it is all right to change the */
    /*rate. Otherwise, you cannot change the rate*/
    If (si_last_load_register is 0) then
    {
        AI_SI_Load_B = si_ticks[si_ticks_pointer] - 1;
        If (sc_ticks[sc_ticks_pointer] is 0) then
        {
            AI_End_On_SC_TC = 1;
            AI_SC_TC_Interrupt_Enable = 0;
        }
        Else
        {
            Compared to the state of the state
```

# 2.6.7 Master/Slave Operation Considerations

You can use several DAQ-STCs for synchronized analog input operation. To do this, connect the trigger signal to the trigger input of the master DAQ-STC. You also connect the output equivalents of the triggers from the master DAQ-STC to the slave DAQ-STCs. You may use the RTSI connector to do this.

Note You must perform the programming sequence described in section 10.8.1,

Programming Clock Distribution, before you execute the sequence given here.

}

```
Use the following programming sequence:

{
    AI_START1_Disable = 1 for the master DAQ-STC;
    AI_Delayed_START1 = 1 for the master DAQ-STC;
    AI_Delayed_START1 = 0 for all the slave DAQ-STCs;
    If (pretriggered AI) then
    {
        AI_Delayed_START2 = 1 for the master DAQ-STC;
        AI_Delayed_START2 = 0 for all the slave DAQ-STCs;
    }

    Perform the usual set-up sequence for each DAQ-STC;
    /*See programming sequence in Analog Input Program*/

    AI_START1_Disable = 0 for the master DAQ-STC;
}
```

# 2.6.8 Analog Input-Related Interrupts

The DAQ-STC is designed to be used primarily with a system that supports interrupts. This section contains instructions on programming the DAQ-STC when it is used in an environment that supports interrupts.

If the DAQ-STC you want to program is part of a system in which interrupts do not exist, you can use programming sequences intended for ISRs directly in your application, coupled with the programming technique known as polling. If you use polling, your application must periodically read relevant status bitfields and use the values obtained to decide whether to execute a programming sequence equivalent to the ISRs.

When the DAQ-STC is used in a system in which interrupts can be handled, but the handling is prohibitively slow, you can use the polling technique. However, your system will be devoted entirely to one application.

For more detailed discussion of interrupts and polling, refer to any introductory computer architecture textbook. Information on interrupts and polling can also be found in National Instruments Application Note 010: *Programming Interrupts for Data Acquisition on 80x86-Based Computers*.

Interrupts related to analog input can be generated on the following analog input conditions:

- Error (overrun or overflow)
- START
- STOP
- START1
- START2

- SC \_TC
- FIFO condition

Basic actions required to enable, detect, and acknowledge the analog input-related interrupts follow.

#### Error

To enable: AI\_Error\_Interrupt\_Enable

To recognize: AI\_Overflow\_St and AI\_Overrun\_St

To acknowledge (and clear): AI\_Error\_Interrupt\_Ack

#### **START**

To enable: AI\_START\_Interrupt\_Enable

To recognize: AI\_START\_St

To acknowledge (and clear): AI\_START\_Interrupt\_Ack

#### **STOP**

To enable: AI\_STOP\_Interrupt\_Enable and AI\_START\_Interrupt\_Enable

To recognize: AI STOP St

To acknowledge (and clear): AI\_STOP\_Interrupt\_Ack

#### START1

To enable: AI\_START1\_Interrupt\_Enable

To recognize: AI\_START1\_St

To acknowledge (and clear): AI\_START1\_Interrupt\_Ack

#### START2

To enable: AI\_START2\_Interrupt\_Enable

To recognize: AI START2 St

To acknowledge (and clear): AI START2 Interrupt Ack

#### SC TC

To enable: AI\_SC\_TC\_Interrupt\_Enable

To recognize: AI\_SC\_TC\_St

To acknowledge (and clear): AI SC TC Interrupt Ack

#### FIFO Condition

To enable: AI FIFO Interrupt Enable

To select condition use: AI FIFO Mode

To recognize: AI\_FIFO\_Full\_St, AI\_FIFO\_Half\_Full\_St, and

AI\_FIFO\_Empty\_St

To clear: You must change the FIFO state by dealing with the FIFO

All interrupts related to analog input are in interrupt group A.

To select the interrupt line to be used, Interrupt\_A\_Output\_Select = 0 through 7; Interrupt A Enable = 1;

To determine quickly if any of the group A interrupts have occurred, use Interrupt\_A\_St.

Notes To select interrupt output polarity, use Interrupt\_Output\_Polarity. This selection depends on the board hardware design.

Pass\_Through\_0\_Interrupt is also in interrupt group A.

For more detailed information about the conditions that generate an interrupt, refer to section 2.8.4, *Interrupt Control*.

# 2.6.9 Bitfield Descriptions

Bits in the register bit maps are organized into bitfields. A bitfield can contain one or more bits. Only bits with contiguous locations within a register can belong to a bitfield. The high and low pairs of load and save registers for 24-bit counters are also treated as bitfields. The AITM-related bitfields are described below. Not all bitfields referred to in section 2.6, *Programming Information*, are listed here. To locate a particular bitfield description within this manual, refer to Appendix B, *Register Information*.

## AI\_AIFREQ\_Polarity

bit: 4 type: Write in: AI\_Personal\_Register address: 77

This bit selects the polarity of the AIFREQ output signal:

0: Active high.

1: Active low.

# Al\_Analog\_Trigger\_Reset

bit: 14 type: Strobe in: AI\_Command\_1\_Register address: 8

This bit clears the hysteresis registers in the analog trigger circuit. Set this bit to 1 at the time you arm the analog input counters if you want to use analog triggering in hysteresis mode for any analog input signal. Before setting this bit to 1, make sure that the analog trigger is not being used by any other part of the DAQ-STC. You should not set this bit to 1 in any other case. This bit is cleared automatically.

## Al\_Configuration\_End

bit: 8 type: Strobe in: Joint\_Reset\_Register address: 72

This bit clears AI\_Configuration\_Start, which holds the analog input circuitry in reset to prevent glitches on the output pins during configuration. You should set this bit to 1 when ending the configuration of the analog input circuitry. This bit is cleared automatically. Related bitfields: AI\_Configuration\_Start.

## Al\_Configuration\_Start

bit: 4 type: Strobe in: Joint\_Reset\_Register address: 72

This bit holds the analog input circuitry in reset to prevent glitches on the output pins during configuration. The following analog input circuits are affected:

- Output circuits
- Counter control circuits
- Trigger circuits
- Interrupt circuits

The following circuits are also affected:

- Interrupt\_A\_Ack\_Register
- Autoacknowledge circuit for general-purpose counter 0.

You should set this bit to 1 when beginning the configuration of the analog input circuitry. By doing this you ensure that no spurious glitches appear on the output pins and on the internal circuit components. If you do not set this bit to 1, the DAQ-STC may behave erroneously. This bit is cleared by setting AI\_Configuration\_End to 1. Related bitfields: AI\_Configuration\_End.

## Al\_Config\_Memory\_Empty\_St

bit: 6 type: Read in: Joint\_Status\_2\_Register address: 29

This bit indicates the state of the MUXFEF input pin (after the polarity selection). Related bitfields: AI FIFO Flags Polarity.

## Al\_Continuous

**bit:** 1 **type:** Write **in:** AI\_Mode\_1\_Register **address:** 12

This bit determines the behavior of the SC, SI, SI2, and DIV counters during SC\_TC:

- 0: If AI\_Pre\_Trigger is 0, the counters will return to idle on the first SC\_TC. If AI\_Pre\_Trigger is 1, the counters will return to idle on the second SC\_TC.
- 1: The counters will ignore SC\_TC.

Set this bit to 0 to select the pretrigger or posttrigger acquisition modes if you want to acquire a predetermined number of scans. Set this bit to 1 to select the continuous acquisition mode if you wish to continuously acquire data or to perform staged analog input. You can use AI\_End\_On\_End\_Of\_Scan and AI\_End\_On\_SC\_TC to stop an analog input operation in the continuous acquisition mode. Related bitfields: AI\_End\_On\_End\_Of\_Scan, AI\_End\_On\_SC\_TC, AI\_Pre\_Trigger.

### AI CONVERT Original Pulse

bit: 9 type: Write in: AI\_Personal\_Register address: 77

If AI\_CONVERT\_Pulse\_Timebase is 1, this bit determines the pulsewidth of the CONVERT and PFI2/CONV signals. The pulsewidth of the CONVERT signals is:

- 0: Equal to the pulsewidth of the signal used to generate the CONVERT signal, with the maximum pulsewidth determined by AI CONVERT Pulse Width.
- 1: Equal to the pulsewidth of the signal used to generate the CONVERT signal.

Related bitfields: AI CONVERT Pulse Timebase, AI CONVERT Pulse Width.

## AI\_CONVERT\_Output\_Select

bits: <0..1> type: Write in: AI\_Output\_Control\_Register address: 60

This bit enables and selects the polarity of the CONVERT output signal:

- 0: High Z.
- 1: Ground.
- 2: Enable, active low.
- 3: Enable, active high.

This bitfield also selects the polarity of the PFI2/CONV output signal, if enabled for output:

- 0: Active low.
- 1: Ground.
- 2: Active low.
- 3: Active high.

Related bitfields: BD\_2\_Pin\_Dir.

## AI\_CONVERT\_Pulse

bit: 0 type: Strobe in: AI\_Command\_1\_Register address: 8

Setting this bit to 1 produces a pulse on the CONVERT and PFI2/CONV output signals, if the signals are enabled for output and if CONVERT pulses are not blocked. CONVERT pulses can be blocked by the external gate, the software gate, the start/stop gate, or the SC gate. The pulsewidths of the output signals are determined by AI\_CONVERT\_Pulse\_Width. This bit is cleared automatically. This bit is disabled when AI\_Configuration\_Start is set to 1. Related bitfields: AI\_CONVERT\_Output\_Select, BD\_2\_Pin\_Dir, AI\_CONVERT\_Pulse\_Width.

# AI\_CONVERT\_Pulse\_Timebase

bit: 11 type: Write in: AI\_Personal\_Register address: 77

This bit determines how the pulsewidths of the CONVERT and PFI2/CONV signals are selected:

- 0: Selected by AI\_CONVERT\_Pulse\_Width.
- 1: Selected by AI\_CONVERT\_Original\_Pulse.

Related bitfields: AI CONVERT Pulse Width, AI CONVERT Original Pulse.

Chapter 2

# AI CONVERT Pulse Width

**bit:** 10 **type:** Write **in:** AI\_Personal\_Register **address:** 77

If AI\_CONVERT\_Pulse\_Timebase is 0, this bit determines the pulsewidth of the CONVERT and PFI2/CONV output signals. If AI\_CONVERT\_Pulse\_Timebase is 1 and AI\_CONVERT\_Original\_Pulse is 0, this bit determines the maximal pulsewidth of the CONVERT and PFI2/CONV signals (so that the pulsewidth is equal to the shorter of this pulsewidth and the original signal pulsewidth). The pulsewidths are as follows:

- 0: 1.5–2 AI\_OUT\_TIMEBASE periods.
- 1: 0.5-1 AI\_OUT\_TIMEBASE periods.

Related bitfields: AI\_CONVERT\_Pulse\_Timebase, AI\_CONVERT\_Original\_Pulse.

## AI\_CONVERT\_Source\_Polarity

bit: 5 type: Write in: AI\_Mode\_1\_Register address: 12

This bit selects the of active edge of the CONVERT source (the signal that is selected by AI\_CONVERT\_Source\_Select):

- 0: Falling edge.
- 1: Rising edge.

You must set this bit to 0 in the internal CONVERT mode. Related bitfields: AI\_CONVERT\_Source\_Select.

#### AI CONVERT Source Select

bits: <11..15> type: Write in: AI\_Mode\_1\_Register address: 12

This bitfield selects the CONVERT source:

- 0: The internal signal SI2\_TC, inverted..
- 1-0: PFI<0..9>.
- 11-17: RTSI TRIGGER<0..6>.
  - 19: The internal signal GOUT from general-purpose counter 0.
  - 31: Logic low.

When you set this bit to 0, the DAQ-STC is in the internal CONVERT mode. When you select any other signal as the CONVERT source, the DAQ-STC is in the external CONVERT mode.

# Al\_Delayed\_START

bit: 9 type: Write in: AI Mode 3 Register address: 87

This bit determines when the START1 trigger is used by the AITM:

- 0: Use START1 trigger immediately.
- 1: Delay the START1 trigger by synchronizing it to the CONVERT source.

Set this bit to 1 in the master ASIC during master/slave trigger. The slave ASIC(s) can then synchronize to the same clock as the master by triggering on the START1 signal that is output from the master.

### Al Delayed START2

bit: 10 type: Write in: AI\_Mode\_3\_Register address: 87

This bit determines when the START2 trigger is used by the AITM:

- 0: Use START2 trigger immediately.
- 1: Delay the START2 trigger by synchronizing it to the CONVERT source.

Set this bit to 1 in the master ASIC during master/slave trigger. The slave ASIC can then synchronize to the same clock as the master by triggering on the START2 signal that is output from the master.

## Al\_Delay\_START

bit: 14 type: Write in: AI\_Mode\_3\_Register address: 87

This bit selects the internal clock that synchronizes the START trigger when START synchronization is selected:

- START synchronizes to SI2\_SRC (internal CONVERT) or to FSCLK (external CONVERT).
- 1: START synchronizes to SC\_SRC.

Since the clock SC\_SRC is internally delayed relative to SI2\_SRC and FSCLK, setting this bit to 1 provides additional margin for the external START to reach the synchronization flip-flop, but allows less margin for the output of the synchronization flip-flop to reach the counter control circuits. You should normally set this bit to 0.

Related bitfields: AI\_START\_Sync.

#### Al\_Disarm

**bit:** 13 **type:** Strobe **in:** AI\_Command\_1\_Register **address:** 8

Setting this bit to 1 asynchronously disarms the SC, SI, SI2, and DIV counters. This command should only be used to disarm idle counters. To disarm non-idle counters, use AI Software Reset. This bit is cleared automatically.

Related bitfields: AI Software Reset.

## AI\_DIV\_Arm

bit: 8 type: Strobe in: AI Command 1 Register address: 8

This bit arms the DIV counter. The counter remains armed (and the bit remains set) until it is disarmed, either by hardware or by setting AI\_Disarm to 1. Related bitfields: AI\_DIV\_Armed\_St, AI\_Disarm.

## AI\_DIV\_Armed\_St

bit: 14 type: Read in: AI\_Status\_2\_Register address: 5

This bit indicates whether the DIV counter is armed:

0: Disarmed.1: Armed.

Related bitfields: AI\_DIV\_Arm.

### AI DIV Load

bit: 7 type: Strobe in: AI\_Command\_1\_Register address: 8

If the DIV counter is disarmed, this bit loads the DIV counter with the contents of the DIV load register. If the DIV counter is armed, writing to this bit has no effect. This bit is cleared automatically.

## Al\_DIV\_Load A

bits: <0..15> type: Write in: AI\_DIV\_Load\_A\_Register address: 64

This bitfield is the load register for the DIV counter. The DIV counter loads the value contained in this bitfield on AI\_DIV\_Load and on DIV\_TC. Related Bitfields: AI DIV Load.

#### AI DIV Q St

bit: 13 type: Read in: AI\_Status\_2\_Register address: 5

This bit reflects the state of the DIV control circuit:

0: WAIT. 1: CNT.

See section 2.8, *Detailed Description*, for more information on the DIV control circuit.

## Al DIV Save Value

bits: <0...15> type: Read in: AI DIV Save Register address: 26

This bitfield reflects the contents of the DIV counter. Reading from this bitfield while the DIV counter is counting may result in an erroneous value.

## Al End On End Of Scan

bit: 14 type: Strobe in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 disarms the SC, SI, SI2, and DIV counters at the next STOP. You can use this bit to stop the acquisition in continuous acquisition mode. This bit is cleared automatically. Related bitfields: AI Continuous.

#### Al End On SC TC

bit: 15 type: Strobe in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 disarms the SC, SI, SI2, and DIV counters at the next SC\_TC. You can use this bit to stop the acquisition in continuous acquisition mode. This bit is cleared automatically. Related bitfields: AI Continuous.

### Al EOC Polarity

bit: 14 type: Write in: AI\_Personal\_Register address: 77

This bit determines which edge of the EOC input signal indicates end of conversion:

0: Rising edge.

1: Falling edge.

Related bitfields: AI EOC St.

### AI EOC St

bit: 4 type: Read in: Joint\_Status\_2\_Register address: 29

This bit indicates the state of the EOC pin (after the polarity selection). This bit is useful for device diagnostic applications. Related bitfields: AI\_EOC\_Polarity.

### Al Error Interrupt Ack

bit: 13 type: Strobe in: Interrupt\_A\_Ack\_Register address: 2

Setting this bit to 1 clears AI\_Overflow\_St and AI\_Overrun\_St and acknowledges the Error interrupt request (in either interrupt bank) if the Error interrupt is enabled. This bit is cleared automatically. Related bitfields: AI\_Overflow\_St, AI\_Overrun\_St, AI\_Error\_Interrupt\_Enable.

## Al Error Interrupt Enable

**bit:** 5 **type:** Write **in:** Interrupt\_A\_Enable\_Register **address:** 73

This bit enables the Error interrupt:

0: Disabled.

1: Enabled.

The Error interrupt is generated on the detection of an overrun or overflow error condition.

## Al\_Error\_Second\_Irq\_Enable

bit: 5 type: Write in: Second Irq A Enable Register address: 74

This bit enables the Error interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

The Error interrupt is generated on the detection of an overrun or overflow error condition.

### Al External Gate Mode

bit: 8 type: Write in: AI\_Mode\_3\_Register address: 87

This bit determines the gating mode, if gating is enabled.

0: Free-run gating mode.

1: Halt-gating mode.

Refer to section 2.4.4, *Gating*, for more information on gating modes. Related bitfields: AI External Gate Select, AI Software Gate.

## Al\_External\_Gate\_Polarity

bit: 5 type: Write in: AI\_Mode\_3\_Register address: 87

This bit selects the polarity of the external gate signal:

0: Active high (high enables operation).

1: Active low (low enables operation).

#### Al\_External\_Gate\_Select

bits: <0..4> type: Write in: AI\_Mode\_3\_Register address: 87

This bitfield enables and selects the external gate:

0: External gate disabled.

1-10: PFI<0..9>.

11-17: RTSI TRIGGER<0..6>.

31: Logic low.

You can use the external gate to pause an analog input operation in progress. Refer to section 2.4.4, *Gating*, for more information on external gating. Related bitfields: AI\_External\_Gate\_Polarity.

## Al External Gate St

bit: 10 type: Read in: Joint\_Status\_1\_Register address: 27

This bit indicates whether the external gate and the software gate are set to enable analog input operation:

0: Pause analog input operation.

1: Enable analog input operation.

Related bitfields: AI External Gate Select, AI Software Gate.

#### **AI External MUX Present**

bit: 12 type: Write in: AI\_Mode\_2\_Register address: 13

This bit determines when the LOCALMUX\_CLK output signal pulses:

0: Pulse on every CONVERT.

1: Pulse only on CONVERTs that occur during DIV\_TC.

This bit allows you to use the DIV counter for LOCALMUX\_CLK signal control. This is useful if one or more external multiplexers, such as an AMUX-64T or SCXI, are connected to the board the DAQ-STC is on. You should set this bit to 0 if no external multiplexers are present or if each external channel corresponds to one internal channel. You should set this bit to 1 if one or more external multiplexers are present and if you are multiplexing more than one external channel onto each internal channel. If this bit is set to 1, the DIV counter must be used to determine the number of EXTMUX\_CLK pulses that will correspond to one LOCALMUX\_CLK pulse.

## AI\_EXTMUX\_CLK\_Output\_Select

bits: <6..7> type: Write in: AI\_Output\_Control\_Register address: 60

This bit enables and selects polarity for the EXTMUX CLK output signal:

- 0: High Z.
- 1: Ground.
- 2: Enable, active low.
- 3: Enable, active high.

# AI\_EXTMUX\_CLK\_Pulse

bit: 3 type: Strobe in: AI\_Command\_1\_Register address: 8

Setting this bit to 1 produces a pulse on the EXTMUX\_CLK output signal if the output is enabled. The pulsewidth is determined by AI\_EXTMUX\_CLK\_Pulse\_Width. This bit is cleared automatically. Related bitfields: AI\_EXTMUX\_CLK\_Output\_Select, AI\_EXTMUX\_CLK\_Pulse\_Width.

# AI\_EXTMUX\_CLK\_Pulse\_Width

**bit:** 6 **type:** Write **in:** AI\_Personal\_Register **address:** 77

This bit selects the pulsewidth and assertion time of the EXTMUX\_CLK output signal:

- 0: Pulsewidth is 4.5 AI\_OUT\_TIMEBASE periods. EXTMUX\_CLK trails the LOCALMUX\_CLK pulse by 0.5–1.5 AI\_OUT\_TIMEBASE periods.
- 1: Pulsewidth is equal to the pulsewidth of the LOCALMUX\_CLK read pulse selected by AI\_LOCALMUX\_CLK\_Pulse\_Width. EXTMUX\_CLK and LOCALMUX\_CLK are asserted at the same time.

Related bitfields: AI\_LOCALMUX\_CLK\_Pulse\_Width.

## AI\_FIFO\_Empty\_St

bit: 12 type: Read in: AI\_Status\_1\_Register address: 2

This bit reflects the state of the AIFEF pin (after the polarity selection), which indicates the AI data FIFO status:

- 0: Not empty.
- 1: Empty.

Related bitfields: AI\_FIFO\_Flags\_Polarity.

## Al\_FIFO\_Flags\_Polarity

bit: 8 type: Write in: AI Personal Register address: 77

This bit selects the polarity of the AI data FIFO flags (input signals AIFFF, AIFHF, AIFEF, and MUXFEF):

- 0: Active low.
- 1: Active high.

Related bitfields: AI\_FIFO\_Empty\_St, AI\_FIFO\_Full\_St, AI\_FIFO\_Half\_Full\_St, AI\_Config\_Memory\_Empty\_St.

#### AI FIFO Full St

bit: 14 type: Read in: AI\_Status\_1\_Register address: 2

This bit reflects the state of the AIFFF pin (after the polarity selection), which indicates the AI data FIFO status:

- 0: Not full.
- 1: Full.

Related bitfields: AI\_FIFO\_Flags\_Polarity.

## Al FIFO Half Full St

bit: 13 type: Read in: AI Status 1 Register address: 2

This bit reflects the state of the AIFHF pin (after the polarity selection), which indicates the AI data FIFO status:

- 0: Half-full or less.
- 1: More than half-full.

Related bitfields: AI FIFO Flags Polarity.

## Al\_FIFO\_Interrupt\_Enable

**bit:** 7 **type:** Write **in:** Interrupt\_A\_Enable\_Register **address:** 73

This bit enables the FIFO interrupt:

0: Disabled.1: Enabled.

The FIFO interrupt is generated on the FIFO condition indicated by AI\_FIFO\_Mode. Related bitfields: AI\_FIFO\_Mode.

#### Al FIFO Mode

bits: <6..7> type: Write in: AI\_Mode\_3\_Register address: 87

This bit selects the AI data FIFO condition on which to generate the DMA request (output signal AIFREQ) and the FIFO interrupt (if the FIFO interrupt is enabled):

- 0: Generate DMA request and FIFO interrupt on FIFO not empty. Keep the request and interrupt asserted while the FIFO is not empty.
- 1: Generate DMA request and FIFO interrupt on FIFO more than half-full. Keep the request and interrupt asserted while the FIFO is half-full.
- 2: Generate DMA request and FIFO interrupt on FIFO full. Keep the request and interrupt asserted while the FIFO is full.
- 3: Generate DMA request and FIFO interrupt on FIFO more than half-full. Keep the request and interrupt asserted while the FIFO is not empty.

Selection 3 will cause the request and FIFO interrupt to assert at the end of the acquisition and remain asserted until the FIFO empties, provided that SHIFTIN arrives after the trailing edge of the last SC\_TC. The SHIFTIN signal may arrive before the trailing edge of the last SC\_TC if an internal CONVERT is used and the SI2 clock is slow with respect to the ADC interval. In this case, you should use the SC\_TC interrupt to initiate the final FIFO read at the end at the acquisition. Related bitfields: AI\_FIFO\_Interrupt\_Enable, AI\_FIFO\_Second\_Irq\_Enable.

# AI\_FIFO\_Request\_St

bit: 1 type: Read in: AI\_Status\_1\_Register address: 2

This bit indicates the status of the DMA request (output pin AIFREQ) and the FIFO interrupt:

- 0: Not asserted.
- 1: Asserted.

AI\_FIFO\_Mode selects the condition on which to generate the DMA request and FIFO interrupt. Related bitfields: AI\_FIFO\_Mode.

## Al\_FIFO\_Second\_Irq\_Enable

bit: 7 type: Write in: Second\_Irq\_A\_Enable\_Register address: 74

This bit enables the FIFO interrupt in the secondary interrupt bank:

0: Disabled.1: Enabled.

The FIFO interrupt is generated on the FIFO condition indicated by AI\_FIFO\_Mode. Related

### Al Last Shiftin St

bitfields: AI FIFO Mode.

bit: 15 type: Read in: Joint Status 1 Register address: 27

This bit indicates that the last SHIFTIN of the acquisition has occurred. The bit is set on the SHIFTIN following the SC\_TC trailing edge. It is cleared by setting AI SC TC Interrupt Ack to 1. Related bitfields; AI SC TC Interrupt Ack.

Note

If the SC\_CLK is slow with respect to the conversion period, the trailing edge of SC\_TC may miss the SHIFTIN pulse. This can happen in the internal CONVERT mode if you select IN\_TIMEBASE2 as the SI2 source. For this reason, you must not rely on this bit as an end of acquisition indicator.

### AI LOCALMUX CLK Output Select

bits: <4..5> type: Write in: AI\_Output\_Control\_Register address: 60

The bitfield enables and selects the polarity of the LOCALMUX CLK output signal:

- 0: High Z.
- 1: Ground.
- 2: Enable, active low.
- 3: Enable, active high.

## AI\_LOCALMUX\_CLK\_Pulse

bit: 2 type: Strobe in: AI Command 1 Register address: 8

Setting this bit to 1 produces a pulse on the LOCALMUX\_CLK output signal, if the output is enabled. The pulsewidth of the output signal is determined by

AI\_LOCALMUX\_CLK\_Pulse\_Width. LOCALMUX\_CLK must also be cleared by an SOC. This bit is cleared automatically. Related bitfields: AI\_LOCALMUX\_CLK\_Output\_Select, AI\_LOCALMUX\_CLK\_Pulse\_Width

## AI\_LOCALMUX\_CLK\_Pulse\_Width

bit: 5 type: Write in: AI Personal Register address: 77

This bit selects the pulsewidth of the LOCALMUX\_FFRT output signal and the minimum pulsewidth of the LOCALMUX\_CLK output signal:

0: LOCALMUX FFRT is 0.5-1 AI OUT TIMEBASE periods and

LOCALMUX\_CLK is 1.5–2 AI\_OUT\_TIMEBASE periods.

1: LOCALMUX\_FFRT is 0.5 AI\_OUT\_TIMEBASE periods and LOCALMUX\_CLK is 0.5–1 AI\_OUT\_TIMEBASE periods.

LOCALMUX\_CLK must also be cleared by an SOC.

## Al\_Output\_Divide\_By\_2

**bit:** 7 **type:** Write **in:** Clock\_and\_FOUT\_Register **address:** 56

This bit determines the frequency of the internal timebase AI OUT TIMEBASE.

- 0: Same as IN\_TIMEBASE.
- 1: IN\_TIMEBASE divided by two.

### Al Overflow St

bit: 10 type: Read in: AI\_Status\_1\_Register address: 2

This bit indicates the detection of an ADC overflow error:

- 0: No error.
- 1: Error.

The overflow error indicates that an attempt was made to write the ADC result to a full AI data FIFO; that is, the reading from the FIFO is too slow to match the writing to the FIFO. If the overflow error occurs, at least one point of data has been lost. This bit is cleared by setting AI\_Error\_Interrupt\_Ack to 1.

### Al\_Overrun\_Mode

bit: 7 type: Write in: AI Personal Register address: 77

This bit selects the period during which new CONVERT pulses are not allowed:

- 0: From SOC to EOC.
- 1: From SOC to the trailing edge of SHIFTIN.

If a CONVERT pulse occurs within the selected interval, an overrun error is detected (AI\_Overrun\_St bit is set to 1).

Related bitfields: AI Overrun St.

## AI\_Overrun\_St

bit: 11 type: Read in: AI Status 1 Register address: 2

This bit indicates the detection of an ADC overrun error:

- 0: No error.
- 1: Error.

The overrun error indicates that the ADC interval is not long enough to complete a conversion. This bit can be cleared by setting AI\_Error\_Interrupt\_Ack to 1. Related bitfields: AI\_Overrun\_Mode, AI\_Error\_Interrupt\_Ack.

## Al\_Pre\_Trigger

bit: 13 type: Write in: AI\_Mode\_2\_Register address: 13

If AI\_Continuous is 0, this bit selects between the posttrigger acquisition mode and the pretrigger acquisition mode:

- 0: Posttrigger acquisition mode.
- 1: Pretrigger acquisition mode.

If AI\_Continuous is 1, this bit is not used. Refer to section 2.4.3, *Acquisition-Level Timing and Control*, for more information on the acquisition modes. Related bitfields: AI\_Continuous.

## Al Reset

**bit:** 0 **type:** Strobe **in:** Joint\_Reset\_Register **address:** 72

Setting this bit to 1 resets all the resetable registers to their power-on state. The resetable registers are:

- AI Command 1 Register
- AI\_Command\_2\_Register
- AI\_Mode\_1\_Register
- AI\_Mode\_2\_Register
- AI\_Mode\_3\_Register
- AI\_Output\_Control\_Register
- AI\_Personal\_Register
- AI\_START\_STOP\_Select\_Register
- AI\_Trigger\_Select\_Register

Setting this bit to 1 also clears all the status bits and interrupts related to AI, except those associated with the AI data FIFO. This bit is cleared automatically.

## Al\_Scan\_In\_Progress\_St

bit: 7 type: Read in: Joint Status 2 Register address: 29

This bit indicates whether a scan is currently in progress. The bit is set when a valid START is received and the bit is cleared when a valid STOP is received.

# AI\_SCAN\_IN\_PROG\_Output\_Select

bits: <8..9> type: Write in: AI Output Control Register address: 60

This bitfield enables and selects the polarity of the SCAN IN PROG output signal:

- 0: High Z.
- 1: Ground.
- 2: Enable, active low.
- 3: Enable, active high.

#### AI SCAN IN PROG Pulse

bit: 4 type: Write in: AI\_Command\_1\_Register address: 8

Set this bit to 1 to begin a pulse on the SCAN\_IN\_PROG output signal, if the output is enabled. Set this bit to 0 to end the pulse. Related bitfields:

AI\_SCAN\_IN\_PROG\_Output\_Select.

#### AI SC Arm

bit: 6 type: Strobe in: AI\_Command\_1\_Register address: 8

This bit arms the SC counter. The counter remains armed (and the bit remains set) until it is disarmed, either by hardware or by setting AI\_Disarm to 1. Related bitfields: AI SC Arm St, AI Disarm.

### AI SC Armed St

bit: 0 type: Read in: AI\_Status\_2\_Register address: 5

This bit indicates whether the SC counter is armed:

0: Disarmed.

1: Armed.

Related bitfields: AI\_SC\_Arm.

#### Al SC Gate Enable

bit: 15 type: Write in: AI\_Mode\_2\_Register address: 13

This bit enables the SC gate:

0: Disabled.

1: Enabled.

When the SC gate is enabled, external CONVERT signals pass through the DAQ-STC only when the SC counter is counting or, if in pretriggered mode, waiting for trigger. You must disable the SC gate when internally generated CONVERT pulses are used.

## AI\_SC\_Gate\_St

bit: 4 type: Read in: Joint Status 1 Register address: 27

This bit indicates the status of the SC gate if the SC gate is enabled.

0: SC gate blocks external CONVERTs

1: SC gate allows external CONVERTs to pass

Related bitfields: AI SC Gate Enable.

Chapter 2

## AI SC Initial Load Source

bit: 2 type: Write in: AI\_Mode\_2\_Register address: 13

If the SC counter is disarmed, this bit selects the initial SC load register:

0: Load register A.1: Load register B.

If the SC counter is armed, this bit has no effect. Related bitfields: AI\_SC\_Arm.

### AI SC Load

bit: 5 type: Strobe in: AI\_Command\_1\_Register address: 8

If the SC counter is disarmed, this bit loads the SC counter with the contents of the selected SC load register (A or B). If the SC counter is armed, writing to this bit has no effect. This bit is cleared automatically. Related bitfields: AI\_SC\_Initial\_Load\_Source.

### AI SC Load A

bits: <0..7> type: Write in: AI\_SC\_Load\_A\_Registers address: 18
bits: <0..15> type: Write in: AI\_SC\_Load\_A\_Registers address: 19

This bitfield is load register A for the SC counter. If load register A is the selected SC load register, the SC counter loads the value contained in this bitfield on AI\_SC\_Load and on SC\_TC. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related Bitfields: AI\_SC\_Next\_Load\_Source\_St, AI\_SC\_Load.

## AI SC Load B

bits: <0..7> type: Write in: AI\_SC\_Load\_B\_Registers address: 20 bits: <0..15> type: Write in: AI\_SC\_Load\_B\_Registers address: 21

This bitfield is load register B for the SC counter. If load register B is the selected SC load register, the SC counter loads the value contained in this bitfield on AI\_SC\_Load and on SC\_TC. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related Bitfields: AI\_SC\_Next\_Load\_Source\_St, AI\_SC\_Load.

## AI\_SC\_Next\_Load\_Source\_St

bit: 1 type: Read in: AI Status 2 Register address: 5

This bit indicates the next load source of the SC counter:

0: Load register A.1: Load register B.

#### AI SC Q St

bits: <3..4> type: Read in: AI\_Status\_2\_Register address: 5

This bitfield reflects the state of the SC control circuit:

- 0: WAIT 1.
- 1: PCNT.
- 2: WAIT 2.
- 3: CNT.

See section 2.8, *Detailed Description*, for more information on the SC control circuit.

### Al\_SC\_Reload\_Mode

bit: 1 type: Write in: AI\_Mode\_2\_Register address: 13

This bit selects the reload mode for the SC counter:

- 0: No automatic change of the SC load register.
- 1: The SC counter will switch load registers on every SC\_TC.

You can use setting 1 for pretrigger acquisition mode and for staged analog input.

## AI\_SC\_Save\_St

bit: 2 type: Read in: AI\_Status\_2\_Register address: 5

This bit indicates the status of the SC save register:

- 0: SC save register is tracing the counter.
- 1: SC save register is latched for later read.

Related bitfields: AI\_SC\_Save\_Trace.

## AI\_SC\_Save\_Trace

bit: 10 type: Write in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 causes the SC save register to latch the SC counter value at the next SC\_CLK falling edge. Setting this bit to 0 causes the SC save register to trace the SC counter.

# Al SC Save Value

bits: <0..7> type: Read in: AI\_SC\_Save\_Registers address: 66
bits: <0..15> type: Read in: AI\_SC\_Save\_Registers address: 67

When AI\_SC\_Save\_Trace is 0, this bitfield reflects the contents of the SC counter. When you set AI\_SC\_Save\_Trace to 1, this bitfield synchronously latches the contents of the SC counter using the SC source. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related bitfields: AI\_SC\_Save\_Trace.

#### Al SC Switch Load On TC

bit: 4 type: Strobe in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 causes the SC counter to switch load registers at the next SC\_TC. You can use this bit for staged analog input. This bit is cleared automatically.

#### AI SC TC Error Confirm

bit: 7 type: Strobe in: Interrupt A Ack Register address: 2

Setting this bit to 1 clears AI\_SC\_TC\_Error\_St. This bit is cleared automatically. Related bitfields: AI\_SC\_TC\_Error\_St.

### AI\_SC\_TC\_Error\_St

bit: 9 type: Read in: AI\_Status\_1\_Register address: 2

This bit indicates the detection of an SC TC error:

- 0: No error.
- 1: Error.

An SC\_TC error is detected if AI\_SC\_TC\_Interrupt\_Ack is not set between two SC TCs. This allows you to detect large interrupt latencies and potential problems associated with them. To clear this bit, set SC\_TC\_Error\_Confirm to 1. Related bitfields: AI\_SC\_TC\_Interrupt\_Ack, AI\_SC\_TC\_Error\_Confirm.

# AI\_SC\_TC\_Interrupt\_Ack

bit: 8 type: Strobe in: Interrupt A Ack Register address: 2

Setting this bit to 1 clears AI\_Last\_Shiftin\_St, AI\_SC\_TC\_St, and the SC\_TC interrupt request (in either interrupt bank) if the SC\_TC interrupt is enabled. This bit is cleared automatically. Related bitfields: AI\_Last\_Shiftin\_St, AI\_SC\_TC\_St.

## Al\_SC\_TC\_Interrupt\_Enable

**bit:** 0 **ype:** Write **in:** Interrupt\_A\_Enable\_Register **address:** 73

This bit enables the SC\_TC interrupt:

- 0: Disabled.
- 1: Enabled.

SC\_TC interrupts are generated on every SC\_TC falling edge unless the pretrigger acquisition mode is selected. In the pretrigger acquisition mode, the first SC\_TC falling edge does not generate an interrupt, but subsequent SC\_TC falling edges do.

### AI SC TC Output Select

bits: <2..3> type: Write in: AI\_Output\_Control\_Register address: 60

This bitfield enables and selects polarity for the SC\_TC output signal:

- 0: High Z.
- 1: Ground.
- 2: Enable, active low.
- 3: Enable, active high.

#### Al SC TC Pulse

bit: 1 type: Write in: AI\_Command\_1\_Register address: 8

Set this bit to 1 to begin a pulse on the SC\_TC output signal if the output is enabled. Set this bit to 0 to end the pulse. Related bitfields: AI SC TC Output Select.

## Al\_SC\_TC\_Second\_Irq\_Enable

**bit:** 0 **type:** Write **in:** Second\_Irq\_A\_Enable\_Register **address:** 74

This bit enables the SC\_TC interrupt in the secondary interrupt bank:

- 0: Disabled.
- 1: Enabled.

SC\_TC interrupts are generated on every SC\_TC falling edge, unless the pretrigger acquisition mode is selected. In the pretrigger acquisition mode, the first SC\_TC falling edge does not generate an interrupt, but subsequent SC\_TC falling edges do.

## AI\_SC\_TC\_St

bit: 6 type: Read in: AI\_Status\_1\_Register address: 2

This bit indicates whether the SC counter has reached TC:

- 0: No.
- 1: Yes.

You can clear this bit by setting AI\_SC\_TC\_Interrupt\_Ack to 1. Related bitfields: AI\_SC\_TC\_Interrupt\_Ack to 1.

Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

# AI SC Write Switch

**bit:** 0 **type:** Write **in:** AI\_Mode\_2\_Register **address:** 13

This bit enables the write switch feature of the SC load registers. Writes to SC load register A are:

- 0: Unconditionally directed to SC load register A.
- 1: Directed to the inactive SC load register.

Chapter 2

# **AI SHIFTIN Polarity**

bit: 12 type: Write in: AI\_Personal\_Register address: 77

This bit selects the polarity of the AI\_FIFO\_SHIFTIN output signal:

0: Active low.

1: Active high.

#### AI SHIFTIN Pulse Width

**bit:** 15 **type:** Write **in:** AI\_Personal\_Register **address:** 77

This bit determines the pulsewidth of the SHIFTIN and AI\_FIFO\_SHIFTIN output signals:

0: 0.5–1.5 AI\_OUT\_TIMEBASE periods.

1: 1.5–2 AI\_OUT\_TIMEBASE periods.

The leading edge of the SHIFTIN and AI\_FIFO\_SHIFTIN pulses occurs immediately after the active edge of EOC.

### AI SI Arm

bit: 10 type: Strobe in: AI\_Command\_1\_Register address: 8

Setting this bit to 1 arms the SI counter. The counter remains armed (and the bit remains set) until it is disarmed, either by hardware or by setting AI\_Disarm to 1. Related bitfields: AI SI Armed St, AI Disarm.

## AI\_SI\_Armed\_St

bit: 5 type: Read in: AI Status 2 Register address: 5

This bit indicates whether the SI counter is armed:

0: Disarmed

1: Armed

Related bitfields: AI SI Arm.

# Al\_SI\_Count\_Enabled\_St

bit: 8 type: Read in: AI\_Status\_2\_Register address: 5

If the SI counter is armed, this bit indicates whether the SI counter is enabled to count:

0: No.

1: Yes.

If the SI counter is disarmed, this bit should be ignored.

### Al SI Initial Load Source

bit: 7 type: Write in: AI\_Mode\_2\_Register address: 13

If the SI counter is disarmed, this bit selects the initial SI load register:

0: Load register A.1: Load register B.

If the SI counter is armed, writing to this bit has no effect.

#### Al SI Load

bit: 9 type: Strobe in: AI\_Command\_1\_Register address: 8

If the SI counter is disarmed, this bit loads the SI counter with the contents of the selected SI load register (A or B). If the SI counter is armed, writing to this bit has no effect. This bit is cleared automatically.

### Al SI Load A

bits: <0..7> type: Write in: AI\_SI\_Load\_A\_Registers address: 14
bits: <0..15> type: Write in: AI\_SI\_Load\_A\_Registers address: 15

This bitfield is load register A for the SI counter. If load register A is the selected SI load register, the SI counter loads the value contained in this bitfield on AI\_SI\_Load and on SI\_TC. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related Bitfields: AI\_SI\_Next\_Load\_Source\_St, AI\_SI\_Load.

## Al SI Load B

bits: <0..7> type: Write in: AI\_SI\_Load\_B\_Registers address: 16
bits: <0..15> type: Write in: AI\_SI\_Load\_B\_Registers address: 17

This bitfield is load register B for the SI counter. If load register B is the selected SI load register, the SI counter loads the value contained in this bitfield on AI\_SI\_Load and on SI\_TC. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related Bitfields: AI\_SI\_Next\_Load\_Source\_St, AI\_SI\_Load.

## AI\_SI\_Next\_Load\_Source\_St

bit: 6 type: Read in: AI Status 2 Register address: 5

This bit indicates the next load source of the SI counter:

0: Load register A.1: Load register B.

#### AI SI Q St

bits: <9..10> type: Read in: AI\_Status\_2\_Register address: 5

This bitfield reflects the state of the SI control circuit:

0: WAIT 1. 1: CNT 1.

See section 2.8, *Detailed Description*, for more information on the SI control circuit.

#### Al SI Reload Mode

bits: <4..6> type: Write in: AI\_Mode\_2\_Register address: 13

This bitfield selects the reload mode for the SI counter:

- 0: No automatic change of the SI load register.
- 4: Alternate first period on every STOP. Use this setting to make the time interval between the START trigger and the first sample pulse different from the remaining sample intervals.
- 5: Switch load register on every STOP. Use this setting to synchronously change the sample interval at each STOP.
- 6: Alternate first period on every SC\_TC. Use this setting to make the interval between the START1 trigger and the first scan different from the scan interval.
- 7: Switch load register on every SC\_TC. Use this setting to synchronously change the scan interval at each SC\_TC.

### Al SI Save Value

bits: <0..7> type: Read in: AI\_SI\_Save\_Registers address: 64
bits: <0..15> type: Read in: AI\_SI\_Save\_Registers address: 65

This bitfield reflects the contents of the SI counter. Reading from this bitfield while the SI counter is counting may result in an erroneous value. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address.

## Al\_SI\_Source\_Polarity

bit: 4 type: Write in: AI Mode 1 Register address: 12

This bit selects the active edge of the SI source (the signal that is selected by AI SI Source Select):

- 0: Rising edge.
- 1: Falling edge.

Set this bit to 0 if an internal timebase is used. Related bitfields: AI SI Source Select.

## Al SI Source Select

bits: <6..10> type: Write in: AI\_Mode\_1\_Register address: 12

This bitfield selects the SI source:

0: AI IN TIMEBASE1.

1–10: PFI<0..9>.

11-17: RTSI TRIGGER<0..6>.

19: IN TIMEBASE2.

31: Logic low.

Related bitfields: AI\_SI\_Source\_Polarity, AI\_SI2\_Source\_Select.

### Al SI Special Trigger Delay

bit: 12 type: Write in: AI\_Mode\_3\_Register address: 87

Setting this bit to 1 in the external START mode causes the SI counter to block START pulses for a fixed time period after the START1 trigger. This feature allows you to have an extra timing parameter in the scan timing when you use an external START. Refer to section 2.4.2, *Scan-Level Timing and Control*, for more information on the SI Special Trigger Delay. Notice that the time period may be expressed as the number of START pulses blocked. Do not set this bit to 1 in the internal START mode.

### Al SI Switch Load On SC TC

bit: 9 type: Strobe in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 causes the SI counter to switch load registers at the next SC\_TC. This action is internally synchronized to the falling edge of the internal signal SI\_CLK. You can use this bit for scan rate change during an acquisition and for staged analog input. This bit is cleared automatically.

# Al\_SI\_Switch\_Load\_On\_STOP

bit: 8 type: Strobe in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 causes the SI counter to switch load registers upon receiving a STOP trigger. This action is internally synchronized to the falling edge of the internal signal SI\_CLK. This bit is cleared automatically.

## Al\_SI\_Switch\_Load\_On\_TC

bit: 7 type: Strobe in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 causes the SI counter to switch load registers at its next TC. This action is internally synchronized to the falling edge of the internal signal SI\_CLK. You can use this bit for scan rate change during an acquisition. This bit is cleared automatically.

## Al SI Write Switch

bit: 3 type: Write in: AI\_Mode\_2\_Register address: 13

This bit enables the write switch feature of the SI load registers. Writes to SI load register A are:

- 0: Unconditionally directed to SI load register A.
- 1: Directed to the inactive SI load register.

#### Al SI2 Arm

bit: 12 type: Strobe in: AI\_Command\_1\_Register address: 8

Setting this bit to 1 arms the SI2 counter. The counter remains armed and the bit remains set until it is disarmed, either by hardware or by setting AI\_Disarm to 1. Related bitfields: AI SI2 Armed St, AI Disarm.

### Al\_SI2\_Armed\_St

bit: 11 type: Read in: AI\_Status\_2\_Register address: 5

This bit indicates whether the SI2 counter is armed:

0: Disarmed.

1: Armed.

Related bitfields: AI SI2 Arm.

### Al SI2 Initial Load Source

**bit:** 9 **type:** Write **in:** AI\_Mode\_2\_Register **address:** 13

This bit selects the initial SI2 load register:

0: Load register A.

1: Load register B.

Do not change this bit while the counter is counting.

## Al\_SI2\_Load

bit: 11 type: Strobe in: AI\_Command\_1\_Register address: 8

If the SI2 counter is disarmed, this bit loads the SI2 counter with the contents of the selected SI2 load register (A or B). If the SI2 counter is armed, writing to this bit has no effect. This bit is cleared automatically.

#### Al SI2 Load A

bits: <0..15> type: Write in: AI\_SI2\_Load\_A\_Register address: 23

This bitfield is load register A for the SI2 counter. If load register A is the selected SI2 load register, the SI2 counter loads the value contained in this bitfield on AI\_SI2\_Load and on SI2\_TC. Related Bitfields: AI\_SI2\_Next\_Load\_Source\_St, AI\_SI2\_Load.

## Al SI2 Load B

bits: <0..15> type: Write in: AI\_SI2\_Load\_B\_Register address: 25

This bitfield is load register B for the SI2 counter. If load register B is the selected SI2 load register, the SI2 counter loads the value contained in this bitfield on AI\_SI2\_Load and on SI2 TC. Related Bitfields: AI SI2 Next Load Source St, AI SI2 Load.

#### Al SI2 Next Load Source St

bit: 12 type: Read in: AI\_Status\_2\_Register address: 5

This bit indicates the next load source of the SI2 counter:

0: Load register A.1: Load register B.

#### AI SI2 Q St

bits: <8..9> type: Read in: Joint\_Status\_1\_Register address: 27

This bitfield reflects the state of the SI2 control circuit:

0: WAIT 1.

1: CNT.

2: WAIT 2.

See section 2.8, *Detailed Description*, for more information on the SI2 control circuit.

### Al SI2 Reload Mode

bit: 8 type: Write in: AI Mode 2 Register address: 13

This bit selects the reload mode for the SI2 counter:

- 0: No automatic change of the SI2 load register.
- 1: Alternate first period on every STOP.

Set this bit to 1 in the internal CONVERT mode to make the time interval between the START trigger and the first CONVERT different from the time interval between CONVERTs.

## Al SI2 Save Value

bits: <0..15> type: Read in: AI\_SI2\_Save\_Register address: 25

This bitfield reflects the contents of the SI2 counter. Reading from this bitfield while the SI2 counter is counting may result in an erroneous value.

## Al SI2 Source Select

bit: 11 type: Write in: AI\_Mode\_3\_Register address: 87

This bit selects the SI2 source:

- 0: The same signal selected as the SI source. Refer to AI\_SI\_Source\_Select.
- 1: AI IN TIMEBASE1.

Related bitfields: AI\_SI\_Source\_Select.

## Al\_SOC\_Polarity

bit: 13 type: Write in: AI\_Personal\_Register address: 77

This bit determines which edge of the SOC input signal indicates start of conversion:

- 0: Rising edge.
- 1: Falling edge.

Related bitfields: AI\_SOC\_St.

## AI\_SOC\_St

bit: 3 type: Read in: Joint\_Status\_2\_Register address: 29

This bit reflects the state of the SOC pin (after the polarity selection). This bit is useful for device diagnostic applications. Related bitfields: AI\_SOC\_Polarity.

## Al\_Software\_Gate

bit: 13 type: Write in: AI\_Mode\_3\_Register address: 87

This bit controls the software gate, which you can use to pause an analog input operation:

- 0: Enable operation.
- 1: Pause operation.

Refer to section 2.4.4, *Gating*, for more information on software gating. Note that the hardware gate must be enabled in order for the software gate to operate properly. Related bitfields: AI\_External\_Gate\_Mode.

## Al\_Source\_Divide\_By\_2

bit: 6 type: Write in: Clock\_and\_FOUT\_Register address: 56

This bit determines the frequency of the internal timebase AI IN TIMEBASE1:

- 0: Same as IN TIMEBASE.
- 1: IN\_TIMEBASE divided by two.

### AI START Edge

bit: 5 type: Write in: AI\_START\_STOP\_Select\_Register address: 62

This bit enables edge detection of the START trigger:

0: Disabled (level-sensitive trigger).

1: Enabled (edge-sensitive trigger).

This bit should normally be set to 1.

### AI START Interrupt Ack

**bit:** 11 **type:** Strobe **in:** Interrupt\_A\_Ack\_Register **address:** 2

Setting this bit to 1 clears AI\_START\_St and acknowledges the START interrupt request (in either interrupt bank) if the START interrupt is enabled. This bit is cleared automatically. Related bitfields: AI\_START\_St.

### AI START Interrupt Enable

**bit:** 3 **type:** Write **in:** Interrupt\_A\_Enable\_Register **address:** 73

This bit enables the START interrupt:

0: Disabled.

1: Enabled.

The START interrupt is generated on valid START triggers received by the DAQ-STC. A valid START trigger is one that is received while the SC counter is enabled to count.

## AI START Output Select

bit: 10 type: Write in: AI Output Control Register address: 60

This bit selects the output source for the bidirectional pin PFI7/AI\_START\_Pulse if the pin is configured for output:

- 0: If AI\_Trigger\_Length is set to 0, the pin will reflect the internal signal AD\_START. If AI\_Trigger\_Length is set to 1, the pin will reflect the internal signal AD\_START after it has been pulse stretched to be 1–2 AI\_OUT\_TIMEBASE periods long.
- 1: The pin will output the same signal as SCAN\_IN\_PROG. If SCAN\_IN\_PROG is configured for high impedance, the pin will output ground.

Related bitfields: BD\_7\_Pin\_Dir, AI\_Trigger\_Length.

## AI\_START\_Polarity

bit: 15 type: Write in: AI\_START\_STOP\_Select\_Register address: 62

This bit determines the polarity of START trigger:

0: Active high or rising edge.

1: Active low or falling edge.

## AI START Pulse

bit: 2 type: Strobe in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 sends a START trigger to the counters if the START software strobe is selected (AI\_START\_Select is set to 18). This bit is cleared automatically. Related bitfields: AI\_START\_Select.

### AI START Second Irg Enable

bit: 3 type: Write in: Second\_Irq\_A\_Enable\_Register address: 74

This bit enables the START interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

The START interrupt is generated on valid START triggers received by the DAQ-STC. A valid START trigger is one that is received while the SC counter is enabled to count.

#### AI START Select

bits: <0..4> type: Write in: AI\_START\_STOP\_Select\_Register address: 62

This bit selects the START trigger:

- 0: The internal signal SI\_TC.
- 1-10: PFI<0..9>.
- 11-17: RTSI TRIGGER<0..6>.
  - 18: Bitfield AI START Pulse.
  - 19: The internal signal G OUT from general-purpose counter 0.
  - 31: Logic low.

When you set this bit to 0, the DAQ-STC is in the internal START mode. When you select any other signal as the START trigger, the DAQ-STC is in the external START mode. Related bitfields: AI START Pulse.

## AI START St

bit: 5 type: Read in: AI Status 1 Register address: 2

This bit indicates that a valid START trigger has been received by the AITM:

- 0: No.
- 1: Yes.

A valid START trigger is one that is received while the SC counter is enabled to count. You can clear this bit by setting AI\_START\_Interrupt\_Ack to 1. Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

## Al\_Start\_Stop

bit: 3 type: Write in: AI\_Mode\_1\_Register address: 12

This bit enables START and STOP control of the analog input operation:

0: Disabled.1: Enabled.

You should normally set this bit to 1.

## Al\_Start\_Stop\_Gate\_Enable

bit: 14 type: Write in: AI\_Mode\_2\_Register address: 13

This bit enables the start/stop gate (STST\_GATE):

0: Disabled.

1: Enabled.

When start/stop gate is enabled, external CONVERT pulses pass through the DAQ-STC only during the interval between the assertion of START and the assertion of STOP. You should enable the start/stop gate in the external CONVERT mode. You must disable the start/stop gate in the internal CONVERT mode. Related bitfields: AI\_Start\_Stop\_Gate\_St.

## Al\_Start\_Stop\_Gate\_St

bit: 5 type: Read in: Joint\_Status\_1\_Register address: 27

This bit indicates the status of the start/stop gate, if start/stop gating is enabled:

- 0: External CONVERTs are blocked because a valid START has not been received.
- 1: External CONVERTs are allowed to pass.

Related bitfields: AI\_Start\_Stop\_Gate\_Enable.

## AI\_START\_Sync

bit: 6 type: Write in: AI START STOP Select Register address: 62

This bit enables internal synchronization of the START trigger:

0: Disabled.

1: Enabled.

You should normally set this bit to 1. You must set this bit to 0 for the single-wire case.

## Al\_START1\_Disable

bit: 11 type: Write in: AI\_Command\_2\_Register address: 4

This bit disables recognition of the START1 trigger:

0: Enabled.

1: Disabled.

Use this bit if you want the same START1 trigger to start several activities. First, disable START1 by setting this bit to 1, do the necessary programming on all DAQ-STCs, and then enable START1 by setting this bit to 0.

### AI START1 Edge

bit: 5 type: Write in: AI\_Trigger\_Select\_Register address: 63

This bit enables edge detection of the START1 trigger:

0: Disabled (level-sensitive trigger).

1: Enabled (edge-sensitive trigger).

You should normally set this bit to 1. You must set this bit to 1 if AI\_START1\_Select is set to 0. You should set this bit to 0 if the ASIC is a START1 slave to another DAO-STC.

### Al START1 Interrupt Ack

bit: 9 type: Strobe in: Interrupt\_A\_Ack\_Register address: 2

Setting this bit to 1 clears AI\_START1\_St and acknowledges the START1 interrupt request (in either interrupt bank) if the START1 interrupt is enabled. This bit is cleared automatically. Related bitfields: AI\_START1\_St.

#### Al\_START1\_Interrupt\_Enable

bit: 1 type: Write in: Interrupt\_A\_Enable\_Register address: 73

This bit enables the START1 interrupt:

0: Disabled.

1: Enabled.

The START1 interrupt is generated on valid START1 triggers received by the DAQ-STC. A valid START1 trigger is one that is received while the SC counter is armed and in the WAIT1 state.

## AI\_START1\_Polarity

**bit:** 15 **type:** Write **in:** AI\_Trigger\_Select\_Register **address:** 63

This bit determines the polarity of the START1 trigger:

0: Active high or rising edge.

1: Active low or falling edge.

You should set this bit to 0 if AI\_START1\_Select is set to 0. Related bitfields: AI\_START1\_Select.

# AI\_START1\_Pulse

bit: 0 type: Strobe in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 sends a START1 trigger to the counters if the START1 software strobe is selected (AI\_START1\_Select is set to 0). This bit is cleared automatically. Related bitfields: AI\_START1\_Select.

### Al START1 Second Irg Enable

**bit:** 1 **type:** Write **in:** Second\_Irq\_A\_Enable\_Register **address:** 74

This bit enables the START1 interrupt in the secondary interrupt bank:

0: Disabled.1: Enabled.

The START1 interrupt is generated on valid START1 triggers received by the DAQ-STC. A valid START1 trigger is one that is received while the SC counter is armed and in the WAIT1 state.

### AI\_START1\_Select

bits: <0..4> type: Write in: AI\_Trigger\_Select\_Register address: 63

This bitfield selects the START1 trigger:

- 0: Bitfield AI\_START1\_Pulse.
- 1-10: PFI<0..9>.
- 11-17: RTSI TRIGGER<0..6>.
  - 18: The internal signal G\_OUT from general-purpose counter 0.
  - 31: Logic low.

Related bitfields: AI\_START1\_Pulse.

### AI START1 St

bit: 7 type: Read in: AI\_Status\_1\_Register address: 2

This bit indicates that a valid START1 trigger has been received by the DAO-STC:

- 0: No.
- 1: Yes.

A valid START1 trigger is one that is received while the SC counter is armed and in the WAIT1 state.

This bit can be cleared by setting AI\_START1\_Interrupt\_Ack to 1. Related bitfields: AI\_SC\_Arm, AI\_START1\_Interrupt\_Ack. Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

## AI START1 Sync

bit: 6 type: Write in: AI\_Trigger\_Select\_Register address: 63

This bit enables internal synchronization of the START1 trigger to the SC source:

- 0: Disabled.
- 1: Enabled.

You should set this bit to 1 unless START1 is synchronized externally (to the signal selected as the CONVERT source). You must set this bit to 1 if AI\_START1\_Select is set to 0. You should set this bit to 0 if the ASIC is a START1 slave to another DAQ-STC. Related bitfields: AI\_START1\_Select.

Chapter 2

## AI\_START2\_Edge

bit: 12 type: Write in: AI\_Trigger\_Select\_Register address: 63

This bit enables edge detection of the START2 trigger:

0: Disabled.1: Enabled.

You should normally set this bit to 1 unless the DAQ-STC is used in a very noisy environment. You should set this bit to 0 if the ASIC is a START2 slave to another DAQ-STC.

## AI\_START2\_Interrupt\_Ack

**bit:** 10 **type:** Strobe **in:** Interrupt\_A\_Ack\_Register **address:** 2

Setting this bit to 1 clears AI\_START2\_St and acknowledges the START2 interrupt request (in either interrupt bank) if the START2 interrupt is enabled. This bit is cleared automatically. Related bitfields: AI\_START2\_St, AI\_START2\_Interrupt\_Enable.

### AI\_START2\_Interrupt\_Enable

bit: 2 type: Write in: Interrupt\_A\_Enable\_Register address: 73

This bit enables the START2 interrupt:

0: Disabled.

1: Enabled.

The START2 interrupt is generated on valid START2 triggers received by the DAQ-STC. A valid START2 trigger is one that is received while the SC counter is in the WAIT2 state.

## AI\_START2\_Polarity

**bit:** 14 **type:** Write **in:** AI\_Trigger\_Select\_Register **address:** 63

This bit determines the polarity of START2 trigger:

0: Active high or rising edge.

1: Active low or falling edge.

You should set this bit to 0 if AI\_START2\_Select is set to 0. Related bitfields: AI\_START2\_Select.

# Al START2 Pulse

bit: 1 type: Strobe in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 sends a START2 trigger to the SC counter if the START2 software strobe is selected (AI\_START2\_Select is set to 0). This bit is cleared automatically. Related bitfields: AI\_START2\_Select.

#### AI\_START2\_Second\_Irq\_Enable

bit: 2 type: Write in: Second\_Irq\_A\_Enable\_Register address: 74

This bit enables the START2 interrupt in the secondary interrupt bank:

0: Disabled.1: Enabled.

The START2 interrupt is generated only on valid START2 triggers received by the DAQ-STC. A valid START2 trigger is one that is received while the SC counter is in the WAIT2 state.

#### AI\_START2\_Select

bits: <7..11> type: Write in: AI\_Trigger\_Select\_Register address: 63

This bitfield selects the START2 trigger:

0: Bitfield AI\_START2\_Pulse.

1-10: PFI<0..9>.

11-17: RTSI\_TRIGGER<0..6>.

31: Logic low.

Related bitfields: AI START2 Pulse.

#### AI\_START2\_St

bit: 8 type: Read in: AI\_Status\_1\_Register address: 2

This bit indicates whether a valid START2 trigger has been received by the SC counter in the pretrigger acquisition mode:

0: No.

1: Yes.

A valid START2 signal is one that is received while the SC counter is in the WAIT2 state. You can clear this bit by setting AI\_START2\_Interrupt\_Ack to 1. Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

## AI\_START2\_Sync

**bit:** 13 **type:** Write **in:** AI\_Trigger\_Select\_Register **address:** 63

This bit enables internal synchronization of the START2 trigger to the SC source:

0: Disabled.

1: Enabled.

You should set this bit to 1 unless START2 is synchronized externally (to the signal that is selected as the CONVERT source). You must set this bit to 1 if AI\_START2\_Select is set to 0. You should set this bit to 0 if the ASIC is a START2 slave to another DAQ-STC. Related bitfields: AI\_START2\_Select.

## AI\_STOP\_Edge

bit: 12 type: Write in: AI\_START\_STOP\_Select\_Register address: 62

This bit enables edge detection of the STOP trigger:

- 0: Disabled (level-sensitive trigger).
- 1: Enabled (edge-sensitive trigger).

You should set this bit to 0 if AI\_STOP\_Select is set to 31, or if you want single-channel operation. You should set this bit to 1 if AI\_STOP\_Select is set to 0. Related bitfields: AI\_STOP\_Select.

#### AI\_STOP\_Interrupt\_Ack

**bit:** 12 **type:** Strobe **in:** Interrupt\_A\_Ack\_Register **address:** 2

Setting this bit to 1 clears AI\_STOP\_St and acknowledges the STOP interrupt request (in either interrupt bank) if the STOP interrupt is enabled. This bit is cleared automatically. Related bitfields: AI\_STOP\_St.

#### Al\_STOP\_Interrupt\_Enable

bit: 4 type: Write in: Interrupt\_A\_Enable\_Register address: 73

This bit enables the STOP interrupt:

- 0: Disabled.
- 1: Enabled.

The STOP interrupt is generated on valid STOP triggers recognized by the DAQ-STC. A valid STOP trigger is one that is received while the SC counter is enabled to count yet after a valid START.



Caution You must use the STOP interrupt in conjunction with the START interrupt; otherwise, the STOP interrupt does not execute.

#### Al\_STOP\_Polarity

bit: 14 type: Write in: AI\_START\_STOP\_Select\_Register address: 62

This bit determines the polarity of STOP trigger:

- 0: Active high or rising edge.
- 1: Active low or falling edge.

Set this bit to 0 if AI\_STOP\_Select is set to 0. You should set this bit to 1 if AI\_STOP\_Select is set to 31.

### AI STOP Pulse

bit: 3 type: Strobe in: AI\_Command\_2\_Register address: 4

Setting this bit to 1 sends a STOP trigger to the counters if the STOP software strobe is selected (AI\_STOP\_Select is set to 0). This bit is cleared automatically. Related bitfields: AI\_STOP\_Select.

#### AI\_STOP\_Second\_Irq\_Enable

bit: 4 type: Write in: Second\_Irq\_A\_Enable\_Register address: 74

This bit enables the STOP interrupt in the secondary interrupt bank:

0: Disabled.1: Enabled.

The STOP interrupt is generated on valid STOP triggers recognized by the DAQ-STC.

A valid STOP trigger is one that is received while the SC counter is enabled to count valid.

A valid STOP trigger is one that is received while the SC counter is enabled to count yet after a valid START.



Caution You must use the STOP interrupt in conjunction with the START interrupt; otherwise, the STOP interrupt does not execute.

#### AI STOP Select

bits: <7..11> type: Write in: AI\_START\_STOP\_Select\_Register address: 62

This bitfield selects the STOP trigger:

0: The internal signal DIV TC or bitfield AI STOP Pulse.

- 1–10: PFI<0..9>.
- 11-17: RTSI TRIGGER<0..6>.
  - 18: The internal signal SI2 TC.
  - 19: Signal present on the AI\_STOP\_IN pin.
  - 31: Logic low.

Set this bit to 31 for single-channel operation if your board does not have configuration memory. Related bitfields: AI\_STOP\_Pulse.

### AI\_STOP\_St

bit: 4 type: Read in: AI\_Status\_1\_Register address: 2

This bit indicates that a valid STOP signal has been received by the AITM:

- 0: No.
- 1: Yes.

A valid STOP trigger is one that is received while the SC counter is enabled to count yet after a valid START. This bit is cleared by setting AI\_STOP\_Interrupt\_Ack to 1. Related bitfields: AI\_STOP\_Interrupt\_Ack. Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

#### AI\_STOP\_Sync

bit: 13 type: Write in: AI\_START\_STOP\_Select\_Register address: 62

This bit enables internal synchronization of the STOP trigger to the internal signal FSC\_SRC:

- 0: Disabled.
- 1: Enabled.

You should set this bit to 0 if the STOP is generated by a configuration memory on your board. Otherwise, you should set this bit to 1 (unless you can guarantee synchronization by some other means). You must set this bit to 1 if AI\_STOP\_Select is set to 0. Related bitfields: AI STOP Sync.

#### Al\_Trigger\_Length

bit: 15 type: Write in: AI\_Mode\_3\_Register address: 87

This bit determines the length of the signals appearing on the bidirectional pins PFI0/AI\_START1 and PFI1/AI\_START2 when the pins are configured for output. It also determines the length of the signal appearing on the bidirectional pin PFI7/AI\_START when the pin is configured to output the internal signal AD\_START:

- 0: Output the normal internal version of the signal.
- 1: Pulse stretch the internal signal to be 1–2 AI\_OUT\_TIMEBASE periods long.

Use the bitfield AI\_START\_Output\_Select to select the signal appearing on the pin PFI/AI\_START. Refer to section 5.3, Pin Interface, for a description of the internal signal appearing on each bidirectional PFI pin.

Related bitfields: AI\_START\_Output\_Select.

#### Al Trigger Once

**bit:** 0 **type:** Write **in:** AI\_Mode\_1\_Register **address:** 12

This bit controls the retriggerability of the SC, SI, SI2, and DIV counters:

- 0: The counters remain armed and retriggerable after generating a timing sequence.
- 1: The counters are disarmed after one analog input timing sequence.

Set this bit to 1 only if AI\_Continuous is set to 0. Set this bit to 0 for a single-finite-pretrigger-infinite-posttrigger analog input operation. Related bitfields: AI Continuous.

Note If the operation is halted by AI\_End\_On\_End\_Of\_Scan or AI\_End\_On\_SC\_TC, the counters are disarmed regardless of the state of this bit.

# 2.7 Timing Diagrams

The DAQ-STC is primarily a synchronous device and requires careful inspection of the timing parameters when you are designing a new board. Related subsections within the chip can be programmed to operate at different clock rates, and the necessary synchronization time can significantly affect the edges and pulsewidths of the board-level signals. Certain configurations of the clock rates offer very straightforward timing signals, and these settings should be used for the majority of the DAQ-STC designs. The other modes are included to provide flexibility for unusual or currently unanticipated applications.

This section includes all of the timing diagrams for the AITM module of the DAQ-STC and indicates the more common configurations.

# 2.7.1 Signal Definitions

All timing in this section refers to pin-to-pin timing. Because many of the timing parameter definitions are based on internal signals and the internal signals can be selected from a variety of sources, this section defines some global signals that can refer to any one of a number of pins depending on the internal selection.

Some of the tables in this section indicate that the OSC pin is the reference pin, with RTSI\_OSC immediately following. This means that you can use RTSI\_Clock\_Mode to choose between OSC and RTSI\_OSC as the reference pin.

## 2.7.1.1 CONVERT SRC

CONVERT\_SRC is the signal that causes a CONVERT to be generated. Table 2-2 indicates the pin selected as CONVERT\_SRC based on internal selection.

AI_CONVERT_Source_Select	Reference Pin
0	The CONVERT source is selected to be SI2_TC inverted. The reference pin is determined by AI_SI2_Source_Select. If AI_SI2_Source_Select is 0, the reference pin is determined by AI_SI_Source_Select. If AI_SI2_Source_Select is 1, the reference pin is OSC or RTSI_OSC, depending on which clock mode you choose in RTSI_Clock_Mode.
1–10	PFI<09>

Table 2-2. CONVERT SRC Reference Pin Selection

Table 2-2. CONVERT\_SRC Reference Pin Selection (Continued)

AI_CONVERT_Source_Select	Reference Pin
11–17	RTSI_TRIGGER<06>
19	The CONVERT source is selected to be the output of general-purpose counter 0. The reference pin is determined by the GO_Source_Select bitfield. To determine delays for this case, add the source to output delay (Tso) from general-purpose counter 0.

# 2.7.1.2 OUT\_CLK

OUT\_CLK is the AI\_OUT\_TIMEBASE signal, which can come from the OSC input or the RTSI\_OSC input, respectively, depending on which clock mode you choose in RTSI\_Clock\_Mode. If the output clock is set for divide-by-two operation, each edge of OUT\_CLK represents a rising edge of OSC (or RTSI\_OSC). Otherwise, OUT\_CLK and OSC (or RTSI\_OSC) are identical.

## 2.7.2 Basic Analog Input Timing

The basic analog input functionality provided by the DAQ-STC is to time conversions and load the resulting data into a FIFO. The primary output signals are CONVERT and SHIFTIN, and the input signals are SOC and EOC. The timing for these signals is shown in Figure 2-16.




Figure 2-16. Basic Analog Input Timing

Table 2-3. Basic Analog Input Timing

Name	Description	Minimum	Maximum
Tcconv	CONVERT_SRC to CONVERT	19	58
_	(internal convert)  CONVERT_SRC to CONVERT (external convert)	21	65
Tcconvd	OUT_CLK to CONVERT deasserted	12	38
Toconv	CONVERT width	(0.5, 1.5)	(1, 2)
Tsoc	SOC pulsewidth	6	_
Tsoceoc	SOC precedes EOC	25	_
Teoc	EOC pulsewidth	6	_
Teocshft	EOC to SHIFTIN asserted	7	21

Table 2-3. Basic Analog Input Timing (Continued)

Name	Description	Minimum	Maximum
Tshft	SHIFTIN pulsewidth	(0.5, 1.5)	(1.5, 2.5)
Tclkshft	OUT_CLK to SHIFTIN deasserted 13 38		38
Tsover	Begin overrun detection	10	_
Teover1	End overrun-detection mode 0 — 10		10
Teover2	End overrun-detection mode 1 — 0		0
Tesoc	CONVERT to SOC — 40		40
All timing values are in nanoseconds.			

Figure 2-16 depicts a CONVERT pulse whose pulsewidth is determined by the output control circuit. The CONVERT pulsewidth may also be selected to be equal to the signal that generates the pulse (refer to AI\_CONVERT\_Pulse\_Timebase). The SOC input notifies the DAQ-STC that a conversion has been started. Similarly, the EOC input notifies the DAQ-STC that a conversion has been completed. The assertion of EOC leads to the assertion of SHIFTIN, which you can use to load the acquisition data into its destination.

An overrun error occurs when the sampling rate is too high for the A/D subsystem to maintain. The time regions in which the DAQ-STC can detect an overrun error are shown by the line OVER\_DETECT. If a second CONVERT signal occurs during the indicated portion, AI\_Overrun\_Error is set to 1 and an Error interrupt is generated (if the Error interrupt is enabled). Use AI\_Overrun\_Mode to configure the detect region to best match the A/D subsystem by selecting whether an overrun error should be detected in just the interval labeled A or in both intervals A and B. You should include the B region in the overrun detection for ADCs that tri-state or otherwise output invalid data after the CONVERT signal is asserted. This is due to the use of the trailing edge of the SHIFTIN signal to latch the A/D data for most applications.

The numbers in parentheses refer to the number of clock periods that will occur at the minimum and maximum delays, because those parameters are clock-edge driven with possible additional gate delays.

The CONVERT signal can be programmed to be one or two OUT\_CLK periods (refer to AI\_CONVERT\_Pulse\_Width). The CONVERT synchronization circuit counts either two or four OUT\_CLK edges, regardless of polarity. The EOC input must be connected for the proper operation of SHIFTIN, which is asserted on the active edge of EOC. SHIFTIN is held for a falling clock edge and then one or two rising edges (refer to AI\_SHIFTIN\_Pulse\_Width).

#### 2.7.3 Data FIFOs

In addition to the SHIFTIN signal, the input signals AIFFF, AIFHF, and AIFEF and the output signal AIFREQ are available for interfacing to a data FIFO.

The SHIFTIN signal is used to write the data into the FIFO, and the CPU or a DMA controller will typically read those values. The FIFO flags will change only after a read, a write, a retransmit, or a FIFO reset. The AIFREQ signal is based on these FIFO flags, as well as on the last TC of the SC counter.

AIFREQ can be configured internally to generate interrupt requests (refer to AI\_FIFO\_Interrupt\_Enable) and can be used externally for such purposes as generating DMA requests. The timing for these signals is shown in Figure 2-17.




Figure 2-17. Data FIFO Timing

## 2.7.4 Configuration Memory

The DAQ-STC fully supports the FIFO-based configuration memory that can be incremented on every conversion pulse. The related signals are the outputs LOCALMUX\_CLK, EXTSTROBE, and LOCALMUX\_FFRT and the input MUXFEF. These are shown in Figure 2-18.




Figure 2-18. Configuration Memory Timing

In Figure 2-18 the CONVERT pulse is generated internally and has a pulsewidth equal to the signal that generates the pulse (one source clock period). The LOCALMUX\_CLK signal reads the next word of data from the configuration memory and is asserted by the CONVERT signal. When an external multiplexer is being used, the LOCALMUX\_CLK signal can be programmed to occur every *n* conversions, allowing a single data word in the configuration memory to be applied to multiple external channels.

The EXTMUX\_CLK increments the external multiplexer and is generated once for every CONVERT pulse. The DIV counter is used to count the CONVERT pulses and allows the LOCALMUX\_CLK signal to be generated during the DIV TC.

The actual signal timing parameters remain the same whether or not the DIV counter is being used. The EXTSTROBE signal is intended to be used in conjunction with the digital I/O lines to write data to an external multiplexer but can be used as a general strobe signal.

Table 2-4. Configuration Memory Timing

Name	Description	Minimum	Maximum
Tcconv	OUT_CLK to CONVERT asserted	19	58
Tsconv	CONVERT pulsewidth	(1)	(1)
Tmx	LOCALMUX_CLK pulsewidth	(0.5, 1.5)	(1, 2)
Texmx	EXTMUX_CLK pulsewidth	(4.5)	(4.5)
Tsocmx	SOC to LOCALMUX_CLK deasserted	9	26
Toscmx	OUT_CLK to LOCALMUX_CLK deasserted	13	40
Tcmx	CONVERT to LOCALMUX_CLK asserted	3	8
Tmxexmx	LOCALMUX_CLK to EXTMUX_CLK asserted	(1)	(1.5)
Toscexmx	Minimum EXTMUX_CLK from OUT_CLK	_	36
Tefset	MUXFEF setup to end of LOCALMUX_CLK	21	_
Tmxdrt	End of LOCALMUX_CLK to LOCALMUX_FFRT asserted	_	0
Tmxfrt	LOCALMUX_FFRT pulsewidth	(0.5, 1)	(0.5, 1)
Tert	OUT_CLK to LOCALMUX_FFRT deasserted	11	35
Testrb	OUT_CLK to EXTSTROBE change	11	36
Texmxstrb	EXTSTROBE pulsewidth (see DIO_HW_Serial_Timebase)	(1)	(1)
Tcsoc	Tesoc CONVERT to SOC — 40		
All timing values a	are in nanoseconds.		1

The numbers in parentheses refer to the number of clock periods that will occur at the minimum and maximum delays, because those parameters are clock-edge driven with possible additional gate delays.

The trailing edge of LOCALMUX\_CLK should be used to latch the new configuration information, which in general should not change until the input signal has been sampled. The LOCALMUX\_CLK signal is asserted by the leading edge of CONVERT and is held for either two or four output clock edges, regardless of polarity, and then until the active edge of SOC

(refer to AI\_LOCALMUX\_CLK\_Pulse\_Width). This provides a fixed minimum pulsewidth but guarantees that the configuration data does not change until the input signal has been sampled.

The EXTMUX\_CLK controls the external multiplexer with one of two options and is generated at every conversion. In the first option, the EXTMUX\_CLK is asserted by CONVERT and is identical in length to the LOCALMUX\_CLK signal. In the second option, the trailing edge of LOCALMUX\_CLK is latched and, after one falling and one rising edge of the output clock, EXTMUX\_CLK is asserted. EXTMUX\_CLK is then held for 4.5 clock periods (refer to AI\_EXTMUX\_CLK\_Pulse\_Width).

The input signal MUXFEF indicates that the configuration memory has been emptied, and should be reset. The LOCALMUX\_FFRT signal is asserted on the trailing edge of the LOCALMUX\_CLK signal and is deasserted after one or two output clock edges. Notice that both the LOCALMUX\_CLK and LOCALMUX\_FFRT signals are controlled by AI\_LOCALMUX\_CLK\_Pulse\_Width; therefore, they will both be at either their shortest or longest settings.

The EXTSTROBE signal has two modes of operation. It can be either a string of eight 1.2 or 10 µs pulses or a software toggle.

## 2.7.5 Maximum Rate Analog Input

When running the analog input at its maximum conversion rate, the LOCALMUX\_CLK and LOCALMUX\_FFRT signals should be programmed to their shortest pulsewidths for correct operation, as shown in Figure 2-19. This diagram also shows that the maximum conversion rate is equal to one half the output clock rate. Up to 10 MS/s is achievable with a 20 MHz oscillator, and up to 5 MS/s is achievable with a 10 MHz oscillator.




Figure 2-19. Maximum Rate Analog Input Timing

The numbers in parentheses refer to the number of clock periods that will occur at the minimum and maximum delays, because those parameters are clock-edge driven with possible additional gate delays.

### 2.7.6 External CONVERT Source

The DAQ-STC provides a very flexible architecture to control data acquisition from an external conversion source, such as the MIO board or RTSI connectors.

The internal control circuits are driven by CONVERT\_SRC. In the internal CONVERT mode, CONVERT\_SRC is equal to OSC (or RTSI\_OSC). In the external CONVERT mode, CONVERT\_SRC is selected to be one of the PFI<0..9> or RTSI\_TRIGGER<0..6> inputs. The timing for CONVERT\_SRC in the external CONVERT mode is shown in Figure 2-20.




Figure 2-20. External CONVERT\_SRC Timing

## 2.7.7 External Triggers

Each of the external signals will be latched and recognized by the DAQ-STC in one of two configurations. The latching of the external signal generates an internal version of the signal, which the internal control circuit uses. The control circuit then can recognize the internal signal and change state. The latching and recognition of the external signal are software programmable to occur in synchronous mode or asynchronous mode. In synchronous mode, the DAQ-STC is internally synchronizing the signal to prevent metastability. In asynchronous mode, the external signal must already be synchronized to the state clock, allowing the DAQ-STC to use the signal directly.

Each of the external inputs to the DAQ-STC can be edge or level sensitive. The level-sensitive signals are passed directly to the latch and recognition circuitry. The edge-sensitive mode generates an intermediate internal signal by prelatching the external signal at its active edge. This intermediate signal is routed to the latching and recognition circuitry. The edge-sensitive mode has only a pulsewidth requirement, but in order to guarantee recognition by a specific clock edge it must also meet the setup time to the latching state clock edge.

The four modes resulting from the combination of the above options are shown in Figures 2-21 through 2-26. The four modes are asynchronous-level sensitive, asynchronous-edge sensitive, synchronous-level sensitive, and synchronous-edge sensitive.

In synchronous mode, the synchronizing edge depends on whether you select internal CONVERT or external CONVERT. In the internal CONVERT mode, the external signal synchronizes to the inactive edge of the SI2 source. In the external CONVERT mode, the external signal synchronizes to the active edge of CONVERT\_SRC.





Figure 2-21. External Trigger Timing, Asynchronous Level



**Figure 2-22.** External Trigger Timing, Asynchronous Edge




Figure 2-23. External Trigger Timing, Synchronous Level, Internal CONVERT Mode





Figure 2-24. External Trigger Timing, Synchronous Edge, Internal CONVERT Mode



**Figure 2-25.** External Trigger Timing, Synchronous Level, External CONVERT Mode




Figure 2-26. External Trigger Timing, Synchronous Edge, External CONVERT Mode

Name	Description	Minimum	Maximum
Ts_strt1	START1 setup to CONVERT_SRC	33 (36)	_
Tstrt1	START1 pulsewidth (edge mode)	6	_
Th_strt1	START1 hold from CONVERT_SRC (level mode)	4	_
Ts_strt2	START2 setup to CONVERT_SRC	31 (34)	_
Tstrt2	START2 pulsewidth (edge mode)	6	_
Th_strt2	START2 hold from CONVERT_SRC (level mode)	4	_
Ts_strt	START setup to CONVERT_SRC	29 (32)	_

**Table 2-5.** External Analog Input Timing

Chapter 2

Name **Description** Minimum Maximum Tstrt 6 START pulsewidth (edge mode) START hold from CONVERT SRC Th strt 4 (level mode) Ts\_stop 31 (34) STOP setup to CONVERT SRC Tstop STOP pulsewidth (edge mode) 6 STOP hold from CONVERT\_SRC Th\_stop 4 (level mode) All timing values are in nanoseconds.

**Table 2-5.** External Analog Input Timing (Continued)

The numbers in parentheses indicate edge-gating mode, depending on which mode you specify in AI\_START1\_Edge, AI\_START2\_Edge, AI\_START\_Edge, or AI\_STOP\_Edge.

## 2.7.8 Trigger Output

You can output the internal triggers to the board through the PFI or RTSI interface. This section lists the propagation delays for the triggers when you configure the triggers for output to the board.

# 2.7.8.1 START1 and START2 Triggers

You can output the START1 trigger on the PFI output PFI0/AI\_START1 or on any RTSI output. You can output the START2 trigger on the PFI output PFI1/AI\_START2 or on any RTSI output. Timing for START1 and START2 depends on whether you select synchronous mode or asynchronous mode, using AI\_START1\_Sync and AI\_START2\_Sync.

## Synchronous Mode

When you select synchronous mode for START1 or START2, the timing depends on whether you select internal CONVERT or external CONVERT, using AI\_CONVERT\_Source\_Select. In the internal CONVERT mode, the inactive edge of the SI2 source that recognizes the external trigger generates the output. Figure 2-27 shows the propagation delays for START1. Figure 2-28 shows the propagation delays for START2.




Figure 2-27. START1 Delays, Synchronous Mode, Internal CONVERT




Figure 2-28. START2 Delays, Synchronous Mode, Internal CONVERT

In the external CONVERT mode, the active edge of CONVERT\_SRC that recognizes the external trigger generates the output. Figure 2-29 shows the propagation delays for START1. Figure 2-30 shows the propagation delays for START2.




Figure 2-29. START1 Delays, Synchronous Mode, External CONVERT




Figure 2-30. START2 Delays, Synchronous Mode, External CONVERT

**Table 2-6.** START1 and START2 Timing, Synchronous Mode

Name	Description	Minimum	Maximum
Tpfi	Source to PFI output	10	41
Trtsi	Source to RTSI output	12	46
Tbrd	Source to BRD output	18	63
All timing values are in nanoseconds.			

## **Asynchronous Mode**

When you select asynchronous mode for START1 or START2, the external trigger itself generates the rising edge of the output. Figure 2-31 shows the propagation delays for START1. Figure 2-32 shows the propagation delays for START2.




Figure 2-31. START1 Delays, Asynchronous Mode

Figure 2-32. START2 Delays, Asynchronous Mode

Table 2-7. START1 and START2 Timing, Asynchronous Mode

Name	Description	Minimum	Maximum
Tpfi	Trigger to PFI output	8	31
Trtsi	Trigger to RTSI output	10	36
Tbrd	Trigger to BRD output	16	53
All timing values are in nanoseconds.			

## 2.7.8.2 START Trigger and SCAN\_IN\_PROG Assertion

You can output the START trigger on the PFI output PFI7/AI\_START or on the RTSI\_BRD<2..3> outputs. You can output SCAN\_IN\_PROG on the SCAN\_IN\_PROG pin, PFI7/AI\_START, or on the RTSI\_BRD<2..3> outputs. The timing for START and SCAN\_IN\_PROG depends on whether you select internal CONVERT or external CONVERT, using AI\_CONVERT\_Source\_Select. This section assumes AI\_Delay\_Start is set to 0.

#### **Internal CONVERT Mode**

In the internal CONVERT mode, the START and SCAN\_IN\_PROG outputs are generated by the inactive edge of the SI2 source that recognizes START. You can select the pulsewidth of the START pulse using AI\_Trigger\_Length. Figure 2-33 shows the propagation delays for START and SCAN\_IN\_PROG in the internal CONVERT mode.




Figure 2-33. START Delays, Internal CONVERT

#### **External CONVERT Mode**

In the external CONVERT mode, the START and SCAN\_IN\_PROG outputs are generated by the active edge of the CONVERT source that recognizes START. If you set AI\_Trigger\_Length to 0, both edges of the START pulse are generated by the same edge of the CONVERT source. If you set AI\_Trigger\_Length to 1, the START pulse is stretched. Figure 2-34 shows the propagation delays for START and SCAN\_IN\_PROG in the external CONVERT mode. The deassertion delay for PFI7/AI\_START is indicated for the case where AI\_Trigger\_Length is set to 0.




Figure 2-34. START Delays, External CONVERT

## 2.7.8.3 SCAN IN PROG Deassertion

You can output SCAN\_IN\_PROG on the SCAN\_IN\_PROG pin, PFI7/AI\_START, or the RTSI\_BRD<2..3> outputs. If AI\_External\_Mux\_Present is 0, SCAN\_IN\_PROG deasserts on the SOC edge that occurs while STOP is asserted. If AI\_External\_Mux\_Present is 1, SCAN\_IN\_PROG deasserts on the SOC edge that occurs while STOP and DIV\_TC are both asserted. Figure 2-35 shows the behavior of the SCAN\_IN\_PROG outputs during deassertion.




Figure 2-35. SCAN\_IN\_PROG Deassertion

## 2.7.8.4 STOP Trigger

You can output the STOP trigger on the dedicated output AI\_STOP\_OUT or on the RTSI\_BRD<0..1> pins. The timing for STOP depends on whether you select synchronous mode or asynchronous mode, using AI\_STOP\_Sync.

### **Synchronous Mode**

In synchronous mode, the STOP outputs change on the CONVERT source edge following a change in the external trigger. Figure 2-36 shows the behavior of the STOP output in synchronous mode.




Figure 2-36. STOP Delay, Synchronous Mode

## **Asynchronous Mode**

In asynchronous mode, the STOP outputs follow the external trigger. Figure 2-37 shows the behavior of the STOP outputs in asynchronous mode.




Figure 2-37. STOP Delay, Asynchronous Mode

You can output the internal counter TC signals to the board. This section presents the output timing for the SC\_TC, SI\_TC, and DIV\_TC outputs.

## 2.7.9.1 SC\_TC

Figure 2-38 shows the delays associated with the SC\_TC signal. In internal CONVERT mode, the SC source is OSC. In external CONVERT mode, the SC source is a delayed version of the external CONVERT source. For this reason, SC\_TC has additional delay in external CONVERT mode.




Figure 2-38. SC\_TC Delay

## 2.7.9.2 SI TC

Figure 2-39 shows the delays associated with the SI\_TC signal.




Figure 2-39. SI\_TC Delay

## 2.7.9.3 DIV\_TC

Figure 2-40 shows the delays associated with the DIV\_TC signal.




Figure 2-40. DIV\_TC Delay

# 2.7.10 Macro-Level Analog Input Timing

The interval scanning mode provides pseudosimultaneous operation, in which a group of channels is sampled at one rate, and the sampling of channels within a group occurs at another rate. The timing for this mode is shown in Figure 2-41.




Figure 2-41. Interval Scanning Mode Timing

Table 2-8. Interval Scanning Mode Timing

Name	Description	External Control	Minimum in Clock Periods	Maximum in Clock Periods
Tst1st	START1 to START	0	1 (1)	2 <sup>24</sup> -1 (2 <sup>24</sup> -1)
Tstst	START to START	2	2 (1)	2 <sup>24</sup> -1 (2 <sup>24</sup> -1)
Tstc	START to CONVERT	0	1 (1)	2 <sup>24</sup> -1 (2 <sup>24</sup> -1)
Tcc	CONVERT to CONVERT	2	2 (1)	$2^{16}(2^{16}-1)$
Tstpc	STOP to CONVERT	0	0	_
Tstpst	STOP to START	0	0	_
Ttcst2	SC_TC to START2	1	1	_
Tst2stp	START2 to STOP	1	1 (1)	2 <sup>24</sup> -1 (2 <sup>24</sup> -1)

The numbers in parentheses are the actual numbers to load into the on-chip counters to achieve the desired delay.

Table 2-8 shows the minimum number of clock periods that must occur between related signals in order for their recognition to be valid. Notice that this does not take into account the setup or synchronization time for the external signals, as covered in section 2.7.7, *External Triggers*. The External Control column is applicable when the signal is originating outside the DAQ-STC. The DAQ-STC minimum and maximum columns apply to the internally generated signals.

The START1 trigger is the only trigger in the posttrigger mode and is the first trigger in the pretrigger mode. It triggers the acquisition sequence and can be generated by software or by an external pulse (refer to AI\_START1\_Select). The software trigger, which is caused by setting AI\_START1 to 1, generates the correct pulsewidth automatically. The external pulse must meet the latch and recognition-time parameters that are indicated in section 2.7.7, *External Triggers*, for its selected mode of operation.

The START trigger enables a particular scan and is generated by either an external signal or the internal signal SI\_TC (refer to AI\_START\_Select). The SI counter is started by the START1 trigger and can be programmed to count anywhere from 2 to 2<sup>24</sup> clock periods. The external signal must meet the setup and pulsewidth requirements indicated in section 2.7.7, *External Triggers*, in order to guarantee recognition by the AITM.

The CONVERT output signal causes an actual conversion to occur and can be caused either by an external signal or the internal signal SI2\_TC, inverted (refer to AI\_CONVERT\_Source\_Select). The SI2 counter is started by the START trigger and can be programmed to count anywhere from 2 to  $2^{16}$  clock periods. The external signal must meet the setup and pulsewidth requirements that are indicated in section 2.7.7, *External Triggers*, in order to guarantee recognition by the AITM. The external signal can be passed through the

DAQ-STC or can be internally conditioned. The conditioning allows for a shorter CONVERT pulsewidth, as the signal is latched and held for two edges of OUT\_CLK. The pass-through option passes the original external signal or truncates the external signal after two or four edges of the output clock. Because a very short pulse is possible, you should take extra care when allowing the signal to pass through the DAQ-STC (refer to AI\_CONVERT\_Pulse\_Timebase).

The STOP trigger terminates the current scan and is generated by an external signal or a software strobe (refer to AI\_STOP\_Select). The external signal must meet the setup and pulsewidth requirements indicated in section 2.7.7, *External Triggers*, in order to guarantee recognition by the AITM. Although the STOP trigger can be asserted a large number of clock periods before the CONVERT signal, it must be held until the SOC for that CONVERT has been asserted.

The START2 trigger, which is used only in pretrigger acquisition mode, operates similarly to the START1 trigger. The START2 trigger is ignored until the proper number of pretrigger data points has been taken as indicated by the SC\_TC signal. It is recognized by the current scan if it occurs before the STOP trigger. Otherwise, the following scan will be the first posttrigger point. Therefore, all of the scans in the pretrigger buffer will have completed before the assertion of the START2 signal.

## 2.7.11 External Gating

The DAQ-STC provides two modes of gating—free-run and halt-gating modes. Halt-gating mode provides the shortest guaranteed delay from the assertion of the gate to the next CONVERT pulse, while free-run mode provides deterministic timing for a scan regardless of how many scans were masked off prior to the current scan. Gating is controlled by either an external gate signal or a software strobe.

Timing for the external gate depends on whether you select internal CONVERT or external CONVERT, using AI\_CONVERT\_Source\_Select. In internal CONVERT mode, the external gate is synchronized to the inactive edge of the SI2 source. Figure 2-42 shows the timing for free-run gating mode with an internal CONVERT.




Figure 2-42. Free-Run Gating Mode Timing, Internal CONVERT

In external CONVERT mode, the external gate is synchronized to the active edge of CONVERT\_SRC. Figure 2-43 shows the timing for free-run gating mode with an external CONVERT.




Figure 2-43. Free-Run Gating Mode Timing, External CONVERT

The shaded areas in Figures 2-42 and 2-43 indicate where those signals would be asserted had they not been gated off. The recognition of the external gate signal in the free-run gating mode is relative to the START signal.




Figure 2-44. Halt-Gating Mode Timing, Internal CONVERT

The gate signal is always latched and recognized in the level-sensitive synchronous mode and is qualified by the SCAN\_IN\_PROG signal. A change in the GATE signal is not used internally while the SCAN\_IN\_PROG signal is asserted.

The recognition of the external gate signal in halt-gating mode is relative to the source clock and the SI counter. The external gate signal is latched on the falling edge and used on the rising edge, but it must be recognized prior to or at the same source clock edge as the SI counter counting down to zero. The SI counter stops at one and remains there until the external gate signal is deasserted. At that point the SI counter will decrement and generate the START signal, which begins the next scan.

The timing for the halt-gating mode with an external CONVERT or with SI2 source and SI source as different signals is more complicated and is, therefore, omitted.

# 2.8 Detailed Description

This section describes the AITM module in detail. You need not read this section unless you need to understand the inner workings of the circuit. This section refers to bitfields in the AITM-related registers in the DAQ-STC register map. Refer to Appendix B, *Register Information*, for more information on the register addresses containing these bitfields.

Figure 2-46 shows a block diagram of the AITM module. The AITM contains four special-purpose counters—SI, SI2, SC, and DIV. Each of the counters (except DIV) has dual-load registers (A and B), which allow the counters to handle two parameters for each timing layer, as discussed in section 2.4, *Analog Input Functions*. Apart from the counters, the primary logic blocks are the counter control blocks, the routing logic block, the interrupt control block, and the output control block.




Figure 2-45. AITM Block Diagram

# 2.8.1 Internal Signals and Operation

Table 2-9 describes the internal signals shown in Figure 2-44.

Table 2-9. Internal Signals

Signal	Description
AD_START	Output Version of START—The hardware generates this signal by passing the output of the AI_START selector through polarity selection, edge detection, synchronization, and additional circuitry that guarantees that AD_START pulses only when the START is recognized as valid by the internal control circuits.
AD_START1	Output Version of START1—This signal can come from two sources. If AI_Delayed_START1 = 0, the hardware generates AD_START1 by passing the output of the AI_START1 selector through polarity selection and edge detection, but not synchronization. If AI_Delayed_START1 = 1, AD_START1 is the same as ADR_START1. Related bitfields: AI_Delayed_START1.
ADR_START1	Internal START1 Signal without Master/Slave Synchronization—This signal is generated by the hardware by passing the output of the AI_START1 selector through polarity selection, edge detection, and synchronization (synchronized to FSC_SRC), bypassing master/slave synchronization.
ADR_START2	START2 without Master/Slave Synchronization—This signal is generated by the hardware by passing the output of the AI_START2 selector through polarity selection, edge detection and synchronization, bypassing master/slave synchronization.
AD_VSTART2	Output Version of START2—This signal can come from two sources. If AI_Delayed_START2 = 0, then the hardware generates AD_VSTART2 by passing the output of the AI_START2 selector through polarity selection, but not edge detection or synchronization. If AI_Delayed_START2 = 1, then AD_VSTART2 is the same as ADR_START2. Related bitfields: AI_Delayed_START2.
AIERROR	AI Error—This signal indicates that an analog error has occurred.
AIFIFOREQ	AI FIFO Request— This signal generates AIFREQ.
AI_IN_TIMEBASE1	Internal Timebase for the Analog Input Module—This signal can be selected to be the same as IN_TIMEBASE, or it can be IN_TIMEBASE divided by two. Related bitfields: AI_Source_Divide_By_2.

Table 2-9. Internal Signals (Continued)

Signal	Description
AI_OUT_TIMEBASE	AI Output Timebase—This signal times the analog input output circuitry. Related bitfields: AI_Output_Divide_By_2.
DIV_CE	DIV Count Enable—This signal enables and disables the DIV counter. Refer to section 2.8.3.8, <i>DIV Control</i> , for the DIV_CE logic equations.
DIV_CLK	DIV Clock—This signal is the actual clock signal for the DIV counter and the DIV counter control logic. When the counter is not armed, DIV_CLK is derived from the write strobe for AI_Command_1_Register, so that the counter can be loaded using the load command. When the counter is armed, DIV_CLK is the same as SC_SRC. Related bitfields: AI_DIV_Load.
DIV_LOAD	DIV Load—This signal pulses to load the value from the DIV load register into the DIV counter. Related bitfields: AI_DIV_Load.
DIV_TC	Divide-Down Counter TC—When an external multiplexer is used (AI_External_MUX_Present = 1), this signal indicates that the desired number of sample pulses for the current channel in the onboard mux-gain list has been generated, so that LOCALMUX_CLK can be asserted to switch to the next channel. When an external multiplexer is not being used (AI_External_MUX_Present = 0), DIV_TC can be used as an internally generated STOP trigger. Related bitfields: AI_External_MUX_Present.
EXT_DIVTC	External Version of DIV_TC—This signal is provided as a pulse-stretched version of the LOCALMUX_CLK signal for use with an external multiplexer. The hardware generates EXT_DIVTC by synchronizing a delayed version of DIV_TC with an internal version of CONVERT.
EXT_GATE	External Gate—This signal can asynchronously (combinatorially) gate the CONVERT output on a per-scan basis. The final scan in a scan sequence cannot be individually gated off. The hardware generates EXT_GATE by passing the output of the AI_External_Gate selector through a circuit that guarantees that the signal does not interrupt a scan in progress. Related bitfields: AI_External_Gate_Mode, AI_External_Gate_Select, AI_External_Gate_St, AI_Software_Gate.
FSCLK	Fast Sample Clock—This signal is the output of the CONVERT selector, after polarity selection. Related bitfields: AI_CONVERT_Source_Select, AI_CONVERT_Polarity_Select.

Chapter 2

Table 2-9. Internal Signals (Continued)

Signal	Description
FSC_SRC	Fast Edge of SC Source—This signal synchronizes signals that arrive asynchronously but need to be retimed by SC_SRC. In the internal CONVERT mode, FSC_SRC is equal to the inactive (falling) edge of SI2_SRC. In the external CONVERT mode, FSC_SRC is equal to FSCLK.
IN_TIMEBASE2	Slow Internal Timebase—This signal is derived from the IN_TIMEBASE signal and is usually configured to be 100 kHz. Related bitfields: Slow_Internal_Time_Divide_By_2, Slow_Internal_Timebase.
SC_CE	SC Count Enable—This signal enables and disables the SC counter. Refer to section 2.8.3.2, SC Control, for the SC_CE logic equations.
SC_CLK	SC Clock—This is the actual clock signal for the SC counter and the SC counter control logic. When the counter is not armed, SC_CLK is derived from the write strobe for AI_Command_1_Register, so that the counter can be loaded using the load command. When the counter is armed, SC_CLK is the same as SC_SRC. Related bitfields: AI_SC_Load.
SC_GATE	SC Counter Gate—This signal is generated by the SC control logic. SC_GATE conditions the external CONVERT so that CONVERT passes through only when the SC counter is enabled to count. It is set by the assertion of START1 when SC_ARM is true and is cleared when the SC counter returns to the WAIT1 state. Related bitfields: AI_SC_Gate_Enable, AI_SC_Gate_St.
SC_HOLD	SC Hold—This signal controls the SC save register. If SC_HOLD = 0, then the SC save register tracks the SC counter output. If SC_HOLD = 1, then the SC save register latches the SC counter output on the next SC_CLK.
SCKG	Sample Clock Gate—In the internal CONVERT mode, SCKG is SI2_TC. In the external CONVERT mode, SCKG is 1.
SCLK	Sample Clock—In the internal CONVERT mode, SCLK is the signal SI2_TC. In the external CONVERT mode, SCLK is the signal FSCLK after it passes through a delay gate. The delay gate is provided so that signals synchronized to FSCLK have sufficient time to settle to a known state before being used by SCLK.

Table 2-9. Internal Signals (Continued)

Signal	Description
SCLKG	Internal Sample Clock—SCLKG is the signal that appears on the CONVERT and PFI2/CONV pins. The hardware generates SCLKG by passing the SCLK signal through pulsewidth and polarity-selection circuitry. If the CONVERT pin is configured for high impedance, this signal will be ground. Related bitfields: AI_CONVERT_Output_Select, AI_CONVERT_Original_Pulse, AI_CONVERT_Pulse_Timebase, AI_CONVERT_Pulse_Width.
SC_LOAD	SC Load—This signal pulses to load the value from the selected SC load register into the SC counter. Related bitfields: AI_SC_Load.
SC_LOAD_SRC	SC Load Source—This signal determines which load register, A or B, the SC counter will use on the next reload. The initial SC load source is set using AI_SC_Initial_Load_Source. The SC control logic updates the load source while the AITM is counting. The current load source depends on the counter state and the selected reload mode. Related bitfields: AI_SC_Initial_Load_Source.
SC_SRC	SC Source—The SC source is the timebase for the SC and DIV counters. In the internal CONVERT mode, SC_SRC is the same signal as SI2_SRC. In the external CONVERT mode, SC_SRC is equal to SCLK. The external trigger and gate inputs, which are not generated synchronous to the SC source outside of the AITM, can and should be synchronized to the SC source inside of the AITM.
SC_START1	START1 Synchronized to SC_SRC—This signal is generated by the hardware by passing ADR_START1 through the master/slave trigger circuitry.
SC_TC	Scan Counter TC—This signal indicates to the counter control logic that the programmed number of scans has been generated.
SI2_CE	SI2 Count Enable—This signal enables and disables the SI2 counter. Refer to section 2.8.3.6, SI2 Control, for the SI2_CE logic equations.
SI2_CLK	SI2 Clock—This signal is the actual clock for the SI2 counter and the SI2 control logic. When the counter is not armed, SI2_CLK is derived from the write strobe for AI_Command_1_Register, so that the counter can be loaded using the load command. When the counter is armed, SI2_CLK is the same as SI2_SRC. Related bitfields: AI_SI2_Load.
SI2_LOAD	SI2 Load—This signal pulses to load the value from the selected SI2 load register into the SI2 counter. Related bitfields: AI_SI2_Load.

Chapter 2

Table 2-9. Internal Signals (Continued)

Signal	Description
SI2_LOAD_SRC	SI2 Load Source—This signal determines which load register, A or B, the SI2 counter will use on the next reload. The initial SI2 load source is set using AI_SI2_Initial_Load_Source. The SI2 control logic updates the load source while the DAQ-STC is counting. The current load source depends on the counter state and the selected reload mode. Related bitfields: AI_SI2_Initial_Load_Source.
SI2_SRC	SI2 Source—This signal is the timebase for the SI2 counter. It is equal to either SI_SRC or AI_IN_TIMEBASE1. Related bitfields: AI_SI2_Source_Select.
SI2_TC	SI2 TC—This signal is the SCLK signal when internal CONVERT is selected.
SI_CE	SI Count Enable—This signal enables and disables the SI counter. Refer to section 2.8.3.4, <i>SI Control</i> , for the SI_CE logic equations.
SI_CLK	SI Clock—This is the actual clock for the SI counter and the SI control logic. When the counter is not armed, SI_CLK is derived from the write strobe for AI_Command_1_Register, so that the counter can be loaded using the load command. When the counter is armed, SI_CLK is the same as SI_SRC. Related bitfields: AI_SI_Load.
SI_HOLD	SI Hold—This signal controls the SI save register. If SI_HOLD = 0, then the SI save register tracks the SI counter output. If SI_HOLD = 1, then the SI save register latches the SI counter output on the next SI_CLK.
SI_LOAD	SI Load—This signal pulses to load the value from the selected SI load register into the SI counter. Related bitfields: AI_SI_Load.
SI_LOAD_SRC	SI Load Source—This signal determines which load register, A or B, the SI counter will use on the next reload. The initial SI load source is set using AI_SI_Initial_Load_Source. The SI control logic updates the load source while the DAQ-STC is counting. The current load source depends on the counter state and the selected reload mode. Related bitfields: AI_SI_Initial_Load_Source.
SI_SRC	SI Source—This signal is the timebase for the SI counter. Related bitfields: AI_SI_Source_Select.
SI_START1	START1 Synchronized to SI_SRC—This signal is generated by the hardware by passing the output of the AI_START1 selector through polarity selection, edge detection, and synchronization (synchronized to the falling edge of SI_SRC).

Table 2-9. Internal Signals (Continued)

Signal	Description		
SI_TC	Scan Interval TC—This signal is the internal START signal.		
START	Start—This signal is used when the AITM is in the start/stop mode (AI_Start_Stop = 1). Asserting the START trigger after the timer has been armed and triggered (START1 asserted) starts CONVERT generation. If an internal CONVERT is used, the START trigger starts the SI2 counter. If an external CONVERT is used, the START trigger sets the STST_GATE to allow the CONVERTs to pass. The START signal is software selectable from either polarity of the programmable function inputs, SI_TC, and software strobe. It can be programmed to be level or edge sensitive and can be synchronized to FSC_SRC. Related bitfields: AI_START_Select, AI_START_Pulse, AI_START_Edge, AI_START_Sync.		
START1	Start 1—This signal is the start trigger signal for the SC, SI, SI2, and DIV counters. START1 is software selectable from either polarity of the programmable function inputs and software strobe. It can be programmed to be edge or level sensitive and can be synchronized to FSC_SRC. Related bitfields: AI_START1_Select, AI_START1_Pulse, AI_START1_Edge, AI_START1_Sync.		
START2	Start 2—This signal is the stop trigger used by the SC counter in the pretrigger mode. START2 is software selectable from either polarity of the programmable function inputs and software strobe. It can be programmed to be edge or level sensitive and can be synchronized to FSC_SRC. START2 is selected using AI_START2_Select. Related bitfields: AI_START2_Select, AI_START2_Pulse, AI_START2_Edge, AI_START2_Sync.		

Chapter 2

Table 2-9. Internal Signals (Continued)

Signal	Description
STOP	Stop—This signal performs two functions. In the start/stop mode, it halts CONVERT generation until the next START. This is accomplished by stopping the SI2 counter at the next sample pulse if an internal CONVERT is used or by clearing the STST_GATE at the next sample pulse if an external CONVERT is used. The STOP signal also serves as an end of scan (last channel) signal and is used by the SC counter to count scans. Related bitfields: AI_STOP_Select, AI_STOP_Pulse, AI_STOP_Edge, AI_STOP_Sync.
STST_GATE	Start/Stop Gate—This signal is used for conditioning the external CONVERT so that CONVERT passes through only between the assertion of START and the assertion of STOP. STST_GATE is set by the assertion of START after the SC counter has been armed and triggered and is cleared by the assertion of STOP or when the SC counter returns to the WAIT1 state. Related bitfields: AI_Start_Stop_Gate_Enable, AI_Start_Stop_Gate_St.

### 2.8.2 Trigger Selection and Conditioning

The signal routing block selects the counter clocks, trigger signals, and gate signals from the default timebases (AI\_IN\_TIMEBASE1 and IN\_TIMEBASE2), internal counter outputs, software strobes, and the programmable function timing inputs. The routing logic for the SI\_SRC and SCLK signals is a 20-to-1 multiplexer followed by an exclusive OR gate for polarity selection. The routing logic for the trigger signals START and STOP has additional controls for edge detection and synchronization as shown in Figure 2-46.




Figure 2-46. START and STOP Routing Logic

Figure 2-47 depicts the control for START1 and START2.




Figure 2-47. START1 and START2 Routing Logic

Figure 2-48 depicts the control for EXT\_GATE.




Figure 2-48. EXT\_GATE Routing Logic

Table 2-10 summarizes the selections available for each of the trigger signals through the PFI selector.

Table 2-10. PFI Selectors

MUX	0	1–10	11–17	18	19	31
AI_START1_Source	SW	PFI<09>	RTSI<06>	GOUT0	_	GND
AI_START2_Source	sw	PFI<09>	RTSI<06>	_	_	GND
AI_SI_Source	AI_TB1	PFI<09>	RTSI<06>	_	TB2	GND
AI_CONVERT_Source	SI2_TC	PFI<09>	RTSI<06>	_	GOUT0	GND
AI_START_Source	SI_TC	PFI<09>	RTSI<06>	SW	GOUT0	GND
AI_STOP_Source	DIV_TC, SW	PFI<09>	RTSI<06>	SI2_TC	AI_STP	GND
AI_External_Gate	_	PFI<09>	RTSI<06>		_	GND
Key: ALSTP The input ALSTOP IN						

The input AI\_STOP\_IN

AI\_TB1 The internal analog input signal AI\_IN\_TIMEBASE1 GOUT0 The G\_OUT signal from general-purpose counter 0

SWSoftware strobe

TB2 The internal signal IN\_TIMEBASE2



Note

When the analog trigger circuit is enabled, the analog trigger signal takes over the PF10 slot in the PF1 selectors.

### 2.8.2.1 Using Edge Detection

Use edge detection whenever a clock period pulse of 1 is required but the pulsewidth of the trigger signal cannot be guaranteed. Internally generated triggers are automatically the correct width and need not be edge detected. Software strobes do not have the correct width and should always be edge detected. Edge detection of external signals can usually be performed without affecting the circuit operation.

### 2.8.2.2 Using Synchronization

Use synchronization whenever the trigger-to-clock timing relationship cannot be guaranteed. Internally generated triggers automatically have the correct timing and need not be synchronized. Software strobes do not have the correct timing and should always be synchronized. Synchronization of external signals results in a one-half cycle synchronization delay.

### 2.8.2.3 Trigger Signals

START1 initiates an interval scanning operation in the pretrigger and posttrigger modes. AI\_START1\_Sync, AI\_START1\_Edge and AI\_START1\_Polarity are the options for selection of START1 synchronization, edge detection, and polarity. START1 is always external and should be edge detected and synchronized unless it is sourced from another DAQ-STC operating from the same source clock and timing can be guaranteed. START1 is used by all counters and is, therefore, synchronized to both SI\_SRC and SC\_SRC.

START2 initiates the final scan sequence in the pretrigger mode. AI\_START2\_Sync, AI\_START2\_Edge and AI\_START2\_Polarity are the options for selection of START2 synchronization, edge detection, and polarity. START2 is always external and should be edge detected and synchronized unless it is sourced from another DAQ-STC operating from the same source clock and timing can be guaranteed. START2 is used by the SC counter and is therefore synchronized to SC\_SRC.

START initiates a predetermined number of conversion pulses during each scan. When internally generated, START is the SI\_TC signal. AI\_START\_Sync, AI\_START\_Edge, and AI\_START\_Polarity are the options for selection of START synchronization, edge detection, and polarity. When externally generated, START should be edge detected and synchronized unless it is sourced from another DAQ-STC operating from the same source clock and timing can be guaranteed. START is used by the SC counter and is, therefore, synchronized to SC\_SRC.

STOP is used to end the conversion pulse sequence when the number of channels has been reached. For low-end applications, the DIV counter generates STOP. For high-end applications, the configuration FIFO provides STOP. AI\_STOP\_Sync, AI\_STOP\_Edge, and AI\_STOP\_Polarity are the options for selection of STOP synchronization, edge detection, and polarity. When externally generated, STOP should be synchronized unless it is sourced from another DAQ-STC operating from the same source clock and timing can be guaranteed. STOP is used by the SC counter and is, therefore, synchronized to SC SRC.

### 2.8.3 Analog Input Counters

The SI counter is a 24-bit binary down counter that generates scan interval timing (START pulses) when you select internal START. When you select external START, the SI counter can enforce a minimum delay from START1 to the first recognized START. The SI2 counter is a 16-bit binary down counter that generates sample interval timing (CONVERT pulses) when you select internal CONVERT. When you select external CONVERT, the SI2 counter is unused. The SC counter is a 24-bit binary down counter that counts scans when a predetermined number of scans is to be generated.

The SI counter alternate first-period reload modes provide a retriggerable method to obtain a delay between START1 and START that is different from the scan interval. Software stores the scan interval in SI load register B and the delay from START1 in SI load register A. The SI counter initially loads from load register A, and then the SI load source is set to B. During the acquisition, the SI counter reloads from load register B except for the last reload, when it reloads from SI load register A.

Similarly, the SI2 counter alternate first period reload modes provide a retriggerable method for obtaining a delay between START and CONVERT, which is different from the sample interval. Software stores the sample interval in SI2 load register B and the delay from START in SI2 load register A. The SI2 counter initially loads from load register A, and then the SI2 load source is set to B. During each scan, the SI2 counter reloads from load register B except for the last reload, when it reloads from SI2 load register A.

The DIV counter is a 16-bit binary down counter that divides down the configuration FIFO clock (LOCALMUX\_CLK) when an external multiplexer is used. It can also be used to provide an internally generated STOP trigger.

Each of these counters (except DIV) has dual-load registers so that their reload value can be changed while they are counting. The SI and SC counters each have a save register that can be used to hold the contents of the counter.

The SI, SI2, SC, and DIV counters each have their own control block. The counter control blocks are synchronous control circuits that use the counter mode information, trigger and gate signals, and state of the counter to generate the count enable and load control signals. The state diagrams for the control circuits are discussed below.

#### 2.8.3.1 SC Counter

The SC counter is a 24-bit down counter with dual-load registers and output save latch. The SC counter is used to count scans. When you select internal CONVERT, the SC counter source is equal to SI\_SRC. In this mode the SC counter increments on SI2\_TC AND STOP. When you select external CONVERT, the SC counter source is SCLK. In this mode the SC counter increments on every STOP.

The counter load registers are directly accessible (in write mode) from the register map. If the counter is disarmed, AI\_SC\_Load will load the counter with the value from the selected load register. The AI\_SC\_Write\_Switch option allows the load register writes to be directed to the inactive load register.

During normal operation, the SC counter will synchronously reload from the selected load register following SC\_TC. Several options allow the SC counter to change the selected load register under various conditions. The options are to switch load registers on every SC\_TC (AI\_SC\_Reload\_Mode) and to switch load registers on the next SC\_TC (AI\_SC\_Switch\_Load\_On\_TC). The SC control circuit (discussed below) generates the count enable signals.

The SC save register latch signal asserts after a rising and then a falling edge of SC\_SRC following a 1 being written to AI\_SC\_Save. The SC save register latch signal deasserts after a rising and then a falling edge of SC\_SRC following a 0 being written to AI\_SC\_Save.

#### 2.8.3.2 SC Control

The SC counter is controlled by a circuit whose state transitions are shown in Figure 2-49. The SC counter control circuit has four states: WAIT1, PCNT, WAIT2, and CNT. The bitfield AI\_Pre\_Trigger determines the sequence of the control circuit. When AI\_Pre\_Trigger is low, the counter simply counts until the scan requirement is fulfilled. When AI\_Pre\_Trigger is high, the counter first satisfies the pretrigger scan requirement before fulfilling the posttrigger scan requirement.

On power up, the counter begins in WAIT1 and remains there until the counter is armed and a START1 pulse is received. If AI\_Pre\_Trigger is low, the counter moves directly to the CNT state. If AI\_Pre\_Trigger is high, the counter moves to PCNT and remains counting until reaching SC\_TC (fulfilling the pretrigger requirement). The control circuit then transitions to WAIT2 to wait for the START2 signal. When START2 is received, the control circuit transitions to CNT, and the counter continues to count scans until SC\_TC. When the counting is complete, SC\_TC causes the control circuit to return to WAIT1.

The internal signal SCKG affects the count operation of the SC counter. When the internal timebase is selected for the SC source (AI\_CONVERT\_Source\_Select is set to 0), SCKG becomes the sample interval counter TC signal (SI2\_TC). If a different source is selected for the SC counter (AI\_CONVERT\_Source\_Select is not set to 0) SCKG = 1.

The SC load signal (SC\_LOAD) enables the SC counter to reload from the selected load register on the next clock. SC\_LOAD asserts when SC\_TC is reached and TRANS is high or it is asserted by software (AI\_SC\_Load).

The SC count enable signal (SC\_CE) allows the SI counter to count. SC\_CE asserts on any transition originating from or terminating at either of the PCNT or CNT states, provided that the SC counter is armed (AI\_SC\_Arm), TRANS is high, and EXT\_GATE is enabled.

The SC disarm signal (SC\_DISARM) clears the AI\_SC\_Arm bit in the register map. SC\_DISARM asserts on the transition from the CNT state to the WAIT1 state when either AI\_End\_On\_End\_Of\_Scan, AI\_End\_On\_SC\_TC, or AI\_Trigger\_Once is high.




Figure 2-49. SC Control Circuit State Transitions

#### 2.8.3.3 SI Counter

The SI counter is a 24-bit down counter with dual-load registers. The SI counter counts the interval between internal STARTs, as well as the delay from the initial trigger to the start of the first internal or external START. The bitfield AI\_SI\_Source\_Polarity selects the polarity of the source clock (SI\_SRC). The counter load registers are directly accessible in write mode from the register map. If the counter is disarmed, AI\_SI\_Load will load the counter with the value from the selected load register. The AI\_SI\_Write\_Switch option allows the load register writes to be directed to the inactive load register.

During normal operation, the SI counter will synchronously reload from the selected load register following SI\_TC. Several options exist (AI\_SI\_Reload\_Mode, AI\_SI\_Switch\_Load\_On\_END, AI\_SI\_Switch\_Load\_On\_STOP, and AI\_SI\_Switch\_Load\_On\_TC) for the SI counter to change the selected load register under various conditions. The options are: alternate load registers once after each STOP; switch load registers on every STOP; alternate load registers once after each SC\_TC; switch load registers on every SC\_TC; switch load registers on the next SC\_TC; switch load registers on the next STOP; switch load registers on the next SI\_TC.

The term *alternate load registers* refers to the action of having one load from the secondary load register and the remaining loads from the primary load register. The SI control circuit generates the count enable signals.

#### 2.8.3.4 SI Control

The SI counter is controlled by a circuit whose state transitions are shown in Figure 2-50. The SI counter control circuit has two states: WAIT1 and CNT1. On power up, the control circuit begins in state WAIT1 and remains there until the counter is armed and a START1 pulse is received. When these two events occur, the counter moves to the CNT1 state and begins generating START signals (internal START) or begins counting the START holdoff (external START). On SC\_TC, the required number of STARTs has been generated and the counter returns to the WAIT1 state.

The SI load signal (SI\_LOAD) enables the SI counter to reload from the selected load register on the next clock. SI\_LOAD is asserted when SI\_TC is reached or is asserted by software (AI\_SI\_Load).

The SI count enable signal (SI\_CE) allows the SI counter to count. SI\_CE asserts on any transition terminating at either the CNT1 or CNT2 state, provided that the SI counter is armed (AI\_SI\_Arm).

The SI disarm signal (SI\_DISARM) clears the AI\_SI\_Arm bit in the register map. SI\_DISARM asserts on the transition from the CNT1 to the WAIT1 state when AI\_End\_On\_End\_Of\_Scan, AI\_End\_On\_SC\_TC, or AI\_Trigger\_Once is high.

Figure 2-50. SI Control Circuit State Transitions

#### 2.8.3.5 SI2 Counter

The SI2 counter is a 16-bit down counter with dual-load registers. The SI2 counter counts the interval between samples, as well as the delay from the START signal to the first sample pulse. The SI2 counter uses the same clock that is selected for the SI counter (SI\_SRC) or AI\_IN\_TIMEBASE1. The counter load registers are directly accessible from the register map. If the counter is disarmed, AI\_SI2\_Load will load the counter with the value from the selected load register.

During normal operation, the SI2 counter will synchronously reload from the selected load register following SI2\_TC. The AI\_SI2\_Reload\_Mode option allows the SI2 counter to alternate load registers once after every STOP. The SI2 control circuit generates the count enable signals.

#### 2.8.3.6 SI2 Control

The SI2 counter is controlled by a circuit whose state transitions are shown in Figure 2-51. The SI2 counter control circuit has three states: WAIT1, WAIT2 and CNT. On power up, the counter begins in state WAIT1 and remains there until the counter is armed and a START1 pulse is received. When these two events occur, the counter transitions to state WAIT2 to wait for START to be asserted. Once START is received, the counter transitions to state CNT and begins counting. When STOP is received, the counter returns to the WAIT2 state to wait for another START.

The SI2 load signal (SI2\_LOAD) enables the SI2 counter to reload from the selected load register on the next clock. SI2 LOAD is asserted when SI2 TC is reached or is asserted by software.

The SI2 count enable signal (SI2\_CE) allows the SI2 counter to count. SI2\_CE is asserted on any transition terminating at the CNT state, provided that the SI2 counter is armed.

The SI2 disarm signal (SI2 DISARM) clears the AI SI2 Arm bit in the register map. SI2 DISARM is asserted on the transition from the CNT state to the WAIT1 state when AI\_End\_On\_End\_Of\_Scan, AI\_End\_On\_SC\_TC, or AI\_Trigger\_Once is high.




Figure 2-51. SI2 Control Circuit State Transitions

#### 2.8.3.7 DIV Counter

The DIV counter is a 16-bit down counter. The DIV counter typically divides down LOCALMUX\_CLK when an external multiplexer is used. The DIV counter uses the same clock that is selected for the SC counter (SC SRC). The counter load register is directly accessible from the register map. If the counter is disarmed, AI DIV Load will load the counter with the value from the load register. During normal operation, the DIV counter will synchronously reload from the load register following DIV\_TC. The DIV control circuit generates the count enable signals.

#### 2.8.3.8 DIV Control

The DIV counter is controlled by a circuit whose state transitions are shown in Figure 2-52. The DIV counter control circuit has two states: WAIT and CNT. On power up, the control circuit begins in state WAIT and remains there until the counter is armed and a START1 pulse is received. When these two events occur, the counter moves to the CNT state and begins counting. On DIV\_TC, the counter either remains counting or returns to the WAIT state depending on the signals STOP, SCKG, AI\_End\_On\_End\_Of\_Scan, AI\_End\_On\_SC\_TC, SC\_TC, AI\_Continuous and AI\_Trigger\_Once. For continuous acquisition modes, the DIV counter control circuit can return to state WAIT based on the software strobes AI\_END1 and AI\_END2.

The internal signal SCKG controls the count operation of the DIV counter. When the internal timebase is selected for the SC source (AI\_CONVERT\_Source\_Select is set to 0), SCKG becomes the sample interval counter TC signal (SI2\_TC). In this mode, DIV counts samples. If a different source is selected for the SC counter (AI\_CONVERT\_Source\_Select is not set to 0) then SCKG = 1. In this mode, DIV counts edges on the source clock.

The DIV load signal (DIV\_LOAD) enables the DIV counter to reload from the selected load register on the next clock. DIV\_LOAD is asserted when DIV\_TC is reached and SCKG is high, or is asserted by software (AI\_DIV\_Load).

The DIV count enable signal (DIV\_CE) allows the DIV counter to count. DIV\_CE asserts on any transition originating from or terminating at the CNT state, provided the DIV counter is armed (AI\_DIV\_Arm) and SCKG is high.

The DIV disarm signal (DIV\_DISARM) clears the AI\_DIV\_Arm bit in the register map. DIV\_DISARM asserts on the transition from the CNT state to the WAIT state when AI\_End\_On\_End\_Of\_Scan, AI\_End\_On\_SC\_TC, or AI\_Trigger\_Once is high.




Figure 2-52. DIV Control Circuit State Transitions

### 2.8.4 Interrupt Control

The analog input contains the hardware necessary for generating software interrupts based on several conditions. The interrupt programming is accomplished using the Interrupt\_A\_Enable\_Register and the Second\_Irq\_A\_Enable\_Register. Interrupts remain active until cleared by software. Software can program the interrupts to occur under the following conditions: overflow or overrun error, START, STOP, START1, START2, SC\_TC, and FIFO condition.

All of the interrupts work independently with the exception of the STOP interrupt. In order for the STOP interrupt to operate properly, the START interrupt must also be enabled and operating. In addition, the START interrupt must be acknowledged prior to the assertion of the STOP signal in order for STOP to generate an interrupt.

When the SC\_TC interrupt is enabled, an interrupt is generated on every SC\_TC falling edge, unless the pretrigger acquisition mode is selected. In the pretrigger acquisition mode, the interrupt is generated only on SC\_TC falling edges that occur after the pretrigger count requirement has been satisfied. That is, in the pretrigger acquisition mode, the first SC\_TC does not generate an interrupt.

Table 2-11 summarizes the analog input interrupts and lists the condition that causes the interrupt.

Table 2-11. Analog Input Interrupts

Interrupt	Condition
Error interrupt	Interrupt generated on the detection of a overrun or overflow error condition.
START interrupt	Interrupts are generated on valid START triggers received by the DAQ-STC. A valid START trigger is one that is received while the SC counter is enabled to count. The actual interrupt signal appears on the active edge of SC_CLK.
STOP interrupt	Interrupts are generated on valid STOP triggers received by the DAQ-STC. A valid STOP trigger is one that is received after a valid START and while counting is enabled on the SC counter. After a valid START, the actual interrupt signal appears on the active edge of SC_CLK. Note that this interrupt must be used in conjunction with the START interrupt.
START1 interrupt	Interrupts are generated on valid START1 triggers received by the DAQ-STC. A valid START1 trigger is one that is received while the SC counter is armed and in the WAIT1 state. The actual interrupt signal appears on the active edge of SC_CLK.
START2 interrupt	Interrupts are generated on valid START2 triggers received by the DAQ-STC. A valid START2 trigger is one that is received while the SC counter is in the WAIT2 state. The actual interrupt signal appears on the active edge of SC_CLK.
SC_TC interrupt	Interrupts are generated on every SC_TC falling edge unless the pretrigger acquisition mode is selected. In the pretrigger acquisition mode, the first SC_TC falling edge does not generate an interrupt, but subsequent SC_TC falling edges do.
FIFO interrupt	Interrupt generated on the FIFO condition indicated by AI_FIFO_Mode.

#### 2.8.5 Error Detection

The DAQ-STC detects three analog input errors—overrun, overflow, and SC\_TC error.

#### 2.8.5.1 Overrun Error

An overrun error occurs when the ADC interval is not long enough to complete a conversion. In hardware, this is detected when a CONVERT pulse occurs before the last conversion is completed. Two modes are available for the overrun-error detection interval, as selected by AI\_Overrun\_Mode. In mode 0, the error-detection interval starts on SOC and ends on EOC. In mode 1, the error-detection interval starts on SOC and ends on the trailing edge of SHIFTIN.

#### 2.8.5.2 Overflow Error

An overflow error occurs when an attempt is made to write the ADC result to a full AI data FIFO. In hardware, this is detected when a SHIFTIN pulse occurs while the AI FIFO full flag (AIFFF) is active. This can happen when the FIFO read rate does not keep pace with the FIFO write rate. If the overflow error occurs, at least one point of data has been lost.

### 2.8.5.3 **SC\_TC** Error

During staged analog input, the software loads the parameters for each posttrigger acquisition sequence during the previous acquisition sequence. The software must complete this programming operation before the end of the current acquisition sequence. An SC\_TC error occurs when the parameters for the next sequence are not written in the allotted time. The error-detection circuit is armed on each SC\_TC. If a software clear (AI\_SC\_TC\_Interrupt\_Ack) does not occur before the next SC\_TC, the error-detection circuit latches an error condition.

### 2.8.6 Nominal Signal Pulsewidths

Table 2-12 lists the nominal pulsewidths for the signals associated with analog input. Note that only the CONVERT signal can use either the source or output clocks; all of the others must use the indicated clock source. These are only the nominal pulsewidths; the actual synchronization edges and propagation delays are detailed in section. 2.7, *Timing Diagrams*.

Table 2-12. Analog Input Nominal Signal Widths

Signal	Source Clock	Output Clock
CONVERT	1	1, 2
SHIFTIN	_	1, 2
SC_TC	1	_
LOCALMUX_CLK	_	(1 or 2) to SOC
EXTMUX_CLK	_	LocalMuxClk or 5
SCAN_IN_PROG	From START to last SOC	_
EXTSTROBE	Eight cyles of 1.2 μs or 10 μs, software toggle	_
LOCALMUX_FFRT	_	1

# **Analog Output Timing/Control**

### 3.1 Overview

This chapter describes the analog output timing/control module (AOTM), which generates timing for the DACs and controls signals for the associated circuitry, such as the data FIFO buffers. Two independent update groups, primary and secondary, are supported. The primary update group is fully supported by hardware and the secondary update group is supported through interrupt software.

The primary update group contains a 24-bit update interval counter (UI), a 24-bit update counter (UC), a 24-bit buffer repetition counter (BC), and a 4-bit channel address counter (CHADDR). The UI counter determines the update interval. The UC counter counts the primary UPDATE pulses, controlling the size of the buffer output. The BC counter controls the number of times a buffer is generated. The CHADDR counter generates successive DAC addresses in multiple-channel update mode. It also controls the number of DAC writes generated in an update cycle.

The secondary update group contains a 16-bit secondary update interval counter (UI2), which generates an independent update interval clock. The secondary update group does not have additional counters such as the update and buffer repetition counters associated with it. Instead, these functions will be carried out by software. The UI2 counter can select either general-purpose counter output as the source clock, and the UI2 counter's toggled output can gate either of the two general-purpose counters.

There are five timing and control signals associated with the analog output. These signals are START1, the update clock (UPDATE), the update interval clock (UI source), the secondary update interval clock (UI2 source), and the secondary external gate. The AOTM contains independent multiplexers and conditioning circuits to derive these timing and control signals from any of 10 PFI signals, seven RTSI trigger signals, or other internal signals.

For more information about devices with which the AOTM can work, read section 1.1.2, *Analog Output Application* in Chapter 1, *Introduction*.

### 3.1.1 Programming the AOTM

To program the AOTM module of the DAQ-STC, read section *Analog Output Application*, and read this chapter through section 3.6, *Programming Information*.

As you read section 3.6, *Programming Information*, you will need to refer to section 3.7, *Timing Diagrams*. You will also need to consult the register-level programmer manual for the device containing the DAQ-STC. You should not have to read section 3.8, *Detailed Description*.

### 3.2 Features

The AOTM has the following features:

- Update interval timing
  - 24-bit update interval down counter
  - Maximum update rate of 1.6 MHz on two output channels
  - Maximum frequency of 20 MHz yields 50 ns resolution with a maximum interval of 0.83 s
  - Divide-by-two timebase yields 100 ns resolution with a maximum interval of 1.67 s
  - Divide-by-200 timebase yields 10 µs resolution with a maximum interval of 167 s
- Secondary update interval
  - 16-bit counter with independent timebase selection for a secondary update group that is primarily interrupt driven
- External timing available for the following signals:
  - START1
  - UPDATE
  - UI source
  - UI2 source
  - Secondary external gate
- Bidirectional external timing pins
  - Input clock sources and triggers from PFI<0..9> and RTSI\_TRIGGER<0..6>
  - Output the internally generated update and trigger signals to the board
- Programmable polarities for external UPDATE and external START1 input
- Synchronously change the update interval

- Update count
  - 24-bit update down counter
  - Trigger up to 2<sup>24</sup> pulses or generate updates continuously
- Buffer repetition count
  - 24-bit buffer repetition down counter
- Mute buffers
  - Programmable delays between waveforms
- Number of channels
  - Up to 16 channels
  - Higher channel count possible with external hardware
- Trigger modes
  - Hardware and software triggering
  - Support for analog triggering
- Delayed trigger
  - Interval counters have alternate first period capability for retriggerable delay from trigger
  - Minimum delay of 1 update interval clock
  - Maximum delay of 2<sup>24</sup> update interval clocks
- Gating
  - Hardware and software gating
- Simplified interface to data FIFO
  - Supports local buffer mode
- Error detection
  - Underflow error-detection flag for internal or external timing on both update groups
  - Additional error detection for double-buffered parameter-change operations
- Bus interface support
  - Interrupts based on update, triggers, error conditions, and FIFO flags
  - FIFO-flag-based request signal to simplify DMA or interrupt request logic
  - Bus cycle extension for D/A bus contention case and slow DAC write case

# 3.3 Simplified Model

The AOTM module contains the hardware necessary to generate timing and control signals for the DAC on an MIO board. Figure 3-1 shows a simplified model of the AOTM module.




Figure 3-1. AOTM Simplified Mode

One of the primary AOTM features is that a wide variety of timing signals can be selected as timing and control sources. The simplified model depicts this as a select circuit, which chooses between the 10 PFI signals PFI<0..9> and the seven RTSI signals RTSI\_TRIGGER<0..6>. Many of the signals required for D/A conversion can come from external sources routed through the selector. The DAQ-STC also has the ability to generate the timing sources internally.

The primary analog output timing signal is the UPDATE pulse. The simplified model shows that the source for the UPDATE pulse may come from the UI counter (internal UPDATE source) or the select circuit (external UPDATE source).

Using UPDATE as a reference, the output section generates several ancillary signals used on the board. The TMRDACWR output signal (DAQ-STC write to the DAC) toggles repeatedly after each UPDATE, according to the number of analog output channels, to load the DACs with the next data value. The CHADDR counter generates the outputs AO\_ADDR<0..3>, which provide the DAC destination address for the data.

The signals CPUDACREQ (CPU request for access to the DAC) and CPUDACWR (CPU write to the DAC) are associated with CPU-driven analog output. The CPU asserts CPUDACREQ to request a write to one of the output channels, and CPUDACWR is the actual write signal. AOFFRT (AO data FIFO retransmit) retransmits the analog output FIFO

contents in the local buffer mode. TMRDACREQ (DAQ-STC data request) indicates that there is no data available for the timer initiated write to the DAC. The signals DACWR<0..1> (DAC write strobe) serve as write strobes for the DACs, combining the timer- and CPU-initiated writes. The signals LDAC<0..1> (DAC Load) serve as DAC updates in the two DAC board case and can be configured to output primary or secondary UPDATE. The AOFREQ (AO data FIFO request) output is used to generate a DMA request based on the analog output FIFO flags AOFEF (AO data FIFO empty flag), AOFHF (AO data FIFO half-full flag), and AOFFF (AO data FIFO full flag).

Sequences of UPDATE pulses are organized into buffers. The value in the UC counter indicates the number of data points contained in each buffer, and the value in the BC counter indicates the number of buffers to be generated.

The UI2 counter realizes an independent secondary analog output function, generating UPDATE2 (secondary update) pulses based on software programming. The START1 trigger signal begins the primary and secondary analog output sequence and may come from a number of different sources, such as PFI, RTSI, software, and the internal signal START1 from the AITM.

## 3.4 Analog Output Functions

The basic analog output functionality provided by the DAQ-STC is the timing of up to 16 independent double-buffered DACs fed by a single FIFO. Many variations on this basic function are possible. This section provides an overview of the basic analog output functions and indicates some of the likely variations. First, a distinction between DAQ-STC-driven analog output and CPU-driven analog output is made. Next, some of the methods of providing analog output data are described. This is followed by a description of the parameters involved in UPDATE timing and buffer timing. Finally, the external gating function and secondary analog output are described.

### 3.4.1 Primary Group Analog Output Modes

Two modes of operation are possible with the AOTM: DAQ-STC-driven analog output and CPU-driven analog output. In the DAQ-STC-driven mode, the DAQ-STC generates the timing necessary to move data from memory to the DACs according to the programmed instructions. The programming specifies the number of points to output and, in the internal UPDATE mode, the rate at which to output the points. In the CPU-driven mode, the CPU alone determines when the points are output. In some cases, DAQ-STC-driven and CPU-driven analog output may occur simultaneously on different channels, in which case arbitration is provided by the DAQ-STC.

### 3.4.1.1 DAQ-STC-Driven Analog Output

In DAQ-STC-driven analog output, the primary output signals are UPDATE, TMRDACWR, and AO\_ADDR<0..3>. The UPDATE signal serves to transfer the data to the outputs of all of the DACs simultaneously. Following the UPDATE, the DAQ-STC writes the next data point to each DAC sequentially, using the write pulse TMRDACWR. The AO\_ADDR<0..3> signals indicate which DAC is to be the destination of the current write pulse. The TMRDACWR signal actually performs the write, and you should decode the AO ADDR<0..3> lines to determine which DAC to select.

Figure 3-2 shows two DAQ-STC-driven analog output operations on a board configured for four analog output channels. After each update, the TMRDACWR signal pulses four times to reload the DACs.




Figure 3-2. DAQ-STC-Driven Analog Output

### 3.4.1.2 CPU-Driven Analog Output

The DAQ-STC also provides circuitry that allows the CPU to write directly to the output channels. The primary signals for CPU-driven analog output are CPUDACREQ, CHRDY\_OUT, and CPUDACWR. The CHRDY\_OUT signal is discussed in Chapter 9, Bus Interface. The CPU initiates an analog output by asserting CPUDACREQ and placing the destination address of the DAC write on the CPU bus address lines. The DAQ-STC responds by lowering CHRDY\_OUT to extend the current bus cycle. When the hardware is ready, the bus address lines A<0..3> pass through to the AO\_ADDR<0..3> lines and the CPUDACWR line pulses to complete the write. CHRDY\_OUT is then released to allow the bus cycle to continue. The bus cycle delay signal CHRDY\_OUT operates in two software-selectable modes. In the slow interface mode, CHRDY\_OUT deasserts until the write to the DAC is complete. In the fast interface mode, CHRDY\_OUT deasserts only until the write to the DAC is initiated, maximizing bus bandwidth.

Figure 3-3 shows a sequence of three consecutive CPU-driven analog output operations, one each to the DAC at addresses four, five, and six. In this figure, CHRDY\_OUT is held until the write to the DAC is complete (slow interface mode).




Figure 3-3. CPU-Driven Analog Output

#### 3.4.1.3 DAQ-STC and CPU Conflict

The possibility exists that the CPU and DAQ-STC will both attempt to write to the DACs at the same time. The CPU is given priority over the DAQ-STC, but it can not interrupt a DAQ-STC write cycle in progress. If the DAQ-STC is writing to the DACs, the CPU bus cycle will be extended to the next write slot.

Figure 3-4 shows a DAQ-STC-driven analog output sequence on a board configured with eight channels, interrupted by a CPU-driven analog output to DAC number 9.




Figure 3-4. DAQ-STC and CPU Conflict

#### 3.4.2 DAC Interface

In addition to TMRDACWR and AO\_ADDR<0..3>, the DAQ-STC provides four other pins that can be used to interface to the DACs. The DACWR<0..1> pins serve as DAC write strobes by pulsing on each TMRDACWR pulse and on each CPUDACWR pulse. Two modes are available for the DACWR<0..1> signals—single-DAC mode and dual-DAC mode. The single-DAC mode supports two distinct DACs. In the single-DAC mode, DACWR0 pulses on every write to an even channel and DACWR1 pulses on every write to an odd channel. The dual-DAC mode supports two DACs that are contained in a single package. In the dual-DAC mode, DACWR0 pulses on every write and DACWR1 is not used.

The LDAC<0..1> pins serve as DAC updates when the DACs are configured for double-buffered output. Two update modes are available for the LDAC<0..1> signals: timed update mode and immediate update mode. Select the timed update mode if you want the outputs of all of the DACs to update simultaneously. Select the immediate update mode if you want the output of each DAC to update immediately after data is written. In the timed update mode, LDAC<0..1> follow the UPDATE signal for primary analog output or the UPDATE2 signal for secondary analog output. In the immediate update mode, LDAC<0..1> are inverted versions of the DAC write signals TMRDACWR and CPUDACWR.

#### 3.4.3 Data Interfaces

The DAQ-STC supports several methods for transferring analog output data from computer memory to the DACs. In CPU-driven analog output, the CPU writes the output data directly to the DACs. In DAQ-STC-driven analog output, however, CPU writes are usually too inefficient to achieve high data throughput. For this reason, the DAQ-STC supports three other modes for transferring data to the DACs. In the FIFO data interface mode, output data is buffered locally in the data FIFO. When the data FIFO empties, it can be filled using DMA or interrupts, or through the FIFO retransmit, in local buffer mode. In the serial link data interface mode, the output data comes through a serial link from another board. In the unbuffered data interface mode, the output data is written directly to the DACs using DMA. This section discusses the three methods for transferring data to the DACs.

#### 3.4.3.1 FIFO Data Interface

In the FIFO data interface mode, the analog output data is buffered locally in the data FIFO. The data FIFO reports its status to the DAQ-STC through the inputs AOFFF, AOFHF, and AOFEF, which are the data FIFO full, half-full, and empty flags, respectively. The DAQ-STC uses the FIFO status to generate a DMA request or FIFO interrupt notifying the system that the FIFO requires data. The DMA request appears on the output signal AOFREQ, and the FIFO interrupt appears on one of the interrupt lines IRQ\_OUT<0..7>. The DAQ-STC generates the DMA request or FIFO interrupt on one of four different FIFO flag conditions, including assert on FIFO empty, assert on FIFO less than half-full, assert on FIFO not full, and assert on FIFO less than half-full and deassert on FIFO full.

If the data FIFO empties while a data sequence is being written to the DACs, the TMRDACWR pulses pause until the data FIFO has an opportunity to refill. Figure 3-5 shows an example of the FIFO data interface mode using AOFREQ asserting on FIFO empty. The UPDATE signal causes the TMRDACWR signal to begin writing the next output data values. After TMRDACWR writes data to three channels, the data FIFO empties, causing AOFEF and AOFREQ to assert. AOFREQ instructs the DMA controller to refill the data FIFO. When the FIFO refills, AOFEF deasserts, allowing the remaining three channels to be written.




Figure 3-5. FIFO Data Interface

The DAQ-STC also supports a local buffer mode for analog output, which reduces analog output bus usage to zero. In local buffer mode, the desired waveform is written into the data FIFO, and the FIFO contents are repeated a number of times. The AOFEF signal notifies the DAQ-STC that the data FIFO is empty, and the AOFFRT signal instructs the data FIFO to retransmit its data. When the FIFO becomes empty, the DAQ-STC asserts the AOFFRT signal which sets the FIFO read pointer back to the first location of the FIFO. The waveform can then be output again.

Figure 3-6 shows an example of the local buffer mode with two iterations of a single buffer. The buffer contains three data points, so assume that the CPU writes three data values into the data FIFO. The TMRDACWR signal transfers data from the data FIFO to the DACs. After three data points are transferred, the AOFEF asserts, causing the AOFFRT signal to pulse. This refills the FIFO with the same three data points for the next iteration of the buffer. In Figure 3-6, the UC\_TC (UC counter TC) signal pulses at the end of each buffer. The relationship between the UPDATE pulses and the UC counter is discussed in section 3.4.5, Buffer Timing and Control for Primary Analog Output.





Figure 3-6. Local Buffer Mode

#### 3.4.3.2 Serial Link Data Interface

In the serial link data interface mode, the DACs receive analog output data through a serial data link (or some other interface) instead of through the analog output data FIFO. In this mode, the AOFEF signal is controlled by the data link. When AOFEF is active, the TMRDACREQ signal asserts in place of the write signal TMRDACWR, indicating that data is required for a DAC write operation. The assertion of TMRDACREQ initiates a transfer across the data link. Once the transfer completes, the AOFEF signal is released, allowing the DAC write to complete.

Figure 3-7 shows an example waveform from a serial link data interface. AOFEF is initially held active. After the UPDATE pulse, TMRDACREQ is asserted where the TMRDACWR pulse should be, causing the serial data link to transmit data. Once the serial link data transfer completes, AOFEF is released, allowing the write to occur.



**Figure 3-7.** Serial Link Data Interface

#### 3.4.3.3 Unbuffered Data Interface

In the unbuffered data interface mode, the DMA controller writes data directly to the DACs. This mode is primarily used in low cost data acquisition boards that do not have a data FIFO. The UPDATE signal performs the updating of the DACs as before. The TMRDACWR signal becomes the DMA request, indicating that new data is needed for the analog output. The AOFEF input becomes the DMA acknowledge, indicating that the DMA data is ready for the write. The CPUDACWR signal pulses each time AOFEF asserts to write the DMA data to the DACs. The TMRDACWR signal remains asserted until the completion of the last CPUDACWR. Figure 3-8 shows an example of the unbuffered data interface mode where the DAQ-STC writes output data to the first three DACs.




Figure 3-8. Unbuffered Data Interface

### 3.4.4 Update Timing for Primary Group Analog Output

In DAQ-STC-driven analog output, the UPDATE signal allows DACs for multiple channels to be updated simultaneously. As discussed in section 3.3, *Simplified Model*, of this chapter, the UPDATE signal can be generated internally or externally. This section discusses the internal and external UPDATE sources and the timing parameters associated with each source.

### 3.4.4.1 Internal UPDATE

In the internal UPDATE mode, UPDATE pulses are generated by UI\_TC (UI counter TC). The START1 trigger causes the UI counter to begin counting. The UI counter has dual-load registers, which allow for two timing parameters at the UPDATE timing level. The first parameter (A) gives the delay from START1 to the first UPDATE. The second parameter (B) gives the delay between UPDATE pulses. Figure 3-9 shows a sequence of UPDATE pulses and indicates the timing parameters that are available.




Figure 3-9. Internal UPDATE Timing

#### 3.4.4.2 External UPDATE

In the external UPDATE mode, externally generated UPDATE pulses enter the DAQ-STC through one of the PFI<0..9> or RTSI\_TRIGGER<0..6> inputs or general-purpose counter 1. Alternately, the UPDATE may come from general-purpose counter 1. Only one timing parameter is available in this model—the delay between UPDATE pulses. This delay is determined by the period of the external UPDATE signal. The delay from START1 to the first UPDATE depends upon the relationship between the START1 trigger and the external UPDATE, and can vary. Figure 3-10 shows a sequence of externally timed UPDATE pulses and indicates the delay from START1 to the first UPDATE.




Figure 3-10. External UPDATE Timing

### 3.4.5 Buffer Timing and Control for Primary Analog Output

Sequences of UPDATE pulses are organized into buffers. A buffer consists of a fixed number of data points that are output at a constant rate. The DAQ-STC can easily provide timing for multiple iterations of a single buffer (MISB). When a sequence of buffers is output consecutively, a waveform is generated. A waveform may consist of one MISB or it may consist of multiple MISBs. The DAQ-STC provides direct hardware support for the output of a single MISB, output of one MISB followed immediately by a second MISB, and output of two MISBs which alternate. The DAQ-STC can generate even more complex waveforms

Chapter 3

using software interrupts. This section discusses the buffer timing modes available with the DAQ-STC.

### 3.4.5.1 Single-Buffer Mode

In the single-buffer mode, the DAQ-STC provides UPDATE timing for one MISB. Software programs the UC counter with the number of points in the buffer and programs the BC counter with the number of buffer repetitions. The START1 trigger initiates the analog output. Single-buffer mode analog output can be retriggerable or nonretriggerable. In the retriggerable single-buffer mode, additional START1 pulses will initiate additional analog output operations. In the nonretriggerable single-buffer mode, only one analog output operation is allowed and the final UPDATE pulse in the MISB is masked. Therefore, you need to add an extra UPDATE pulse to the first buffer in the nonretriggerable single-buffer mode.

Figure 3-11 shows an example of the nonretriggerable single-buffer mode. The buffer contains five data points, so the UC counter is programmed to count six UPDATE pulses in the following buffers. The buffer is repeated twice, so the BC counter is programmed to count two UC\_TC pulses. The BC\_TC (BC counter TC) signal causes the MISB to terminate and masks the final UPDATE pulse.




Figure 3-11. Single-Buffer Mode

### 3.4.5.2 Continuous Mode

In the single-buffer mode, the BC counter indicates when an MISB should terminate. In the continuous mode, however, the MISB does not terminate at a predetermined time. Instead, the MISB continues until the hardware receives an End\_On\_UC\_TC command, an End\_On\_BC\_TC command, or an AO\_Reset. The End\_On\_UC\_TC command causes the MISB to terminate at the next UC\_TC, corresponding to the end of the current buffer. The End\_On\_BC\_TC command causes the MISB to terminate at the next BC\_TC. The AO\_Reset causes the MISB to terminate immediately.

In the continuous mode, the DAQ-STC provides UPDATE timing for more than one MISB. Since each counter has two load registers, the two-MISB case can be handled directly in hardware. For more than two MISBs, software intervention is required to load the parameters for each MISB during the output of the previous MISB. For example, in the three-MISB case software must load the parameters for MISB three during MISB two. This software intervention is called waveform staging. Refer to section 3.4.5.3, *Waveform Staging*, for more information. The START1 trigger initiates the analog output.

Figure 3-12 shows an example of two MISBs in continuous mode. The first MISB contains two iterations of a two-point buffer. The second MISB contains one iteration of a four-point buffer. Note that the UPDATE pulses for the second MISB occur at a lower rate than the UPDATE pulses for the first MISB. This type of waveform is possible in the internal UPDATE mode because the UI counter can be programmed with a new value for each MISB. Also note that the DAQ-STC defines the UPDATE interval to last from the beginning of the current UPDATE to the beginning of the next UPDATE. Thus, the interval between the fourth UPDATE and the fifth UPDATE corresponds to the UPDATE interval for MISB 1 rather than the UPDATE interval for MISB 2.




Figure 3-12. Continuous Mode

#### 3.4.5.3 Waveform Staging

Waveform staging refers to the software action required to implement a sequence of more than two MISBs. In a programming sequence that occurs prior to the START1 trigger, software loads the parameters for the first two MISBs. Software also configures the counters to switch load registers after each MISB has completed, providing for the switch from one MISB to the next. While the second MISB is in progress, software loads the parameters for the third MISB into the unused load registers. Switching between load registers occurs at the end of each MISB, that is, at BC\_TC. This arrangement allows the software a maximum latency of up to the duration of the MISB in progress to finish loading the parameters for the next MISB into the alternate load register set.

The DAQ-STC provides error detection for the case in which the next parameters are not written in the allotted time. The error-detection circuit is armed on each BC\_TC. If a software clear does not occur before the next BC\_TC, the error-detection circuit latches an error condition.

#### 3.4.5.4 Mute Buffers

In some cases it is necessary to provide a programmable delay between MISB outputs. The mute buffer provides a way to accomplish this. The delay is implemented as an MISB section where all of the internal counters operate but the output signals are shut off. A single control bit (AO\_Mute) determines whether an MISB section is muted. For the case in which a single MISB is repeatedly output with a mute MISB serving as a delay, software is required only to shut off the waveform generation at an appropriate time.

Figure 3-13 shows an example of how mute buffers can be used to introduce pauses in the analog output timing. In the example, a single buffer containing two points is repeated twice, generating four update pulses. A mute buffer is then inserted to give the desired delay. This process can be repeated as many times as required.




Figure 3-13. Mute Buffers

### 3.4.5.5 Master/Slave Trigger

Master/slave triggers should be used whenever it is required for multiple DAQ-STC ASICs to output data in a synchronized manner, that is, when multiple ASICs share the same START1 trigger. In master/slave triggering, one DAQ-STC is designated to be the master trigger ASIC, sourcing the START1 trigger to the other ASICs through the PFI<0..9> or RTSI\_TRIGGER<0..6> interface. This provides better synchronization performance than if all DAQ-STC ASICs received the same START1 trigger independently, because different ASICs may synchronize differently. In master/slave triggering, all DAQ-STC AOTM modules are timed from a common source. The master ASIC delays recognition of the START1 trigger by one source period to allow the slave ASICs adequate time to receive the trigger. On the

following source edge, all of the ASICs simultaneously begin the programmed waveform generation. Master/slave triggering can be used with any of the buffer timing modes previously discussed.

### 3.4.6 Secondary Analog Output

A secondary independent update interval output is controlled by a 16-bit binary down counter (UI2) with dual-load registers. The analog output group served by UI2 is an interrupt-driven group. All the parameters, except gating, for the second independent update output—trigger, update count, buffer count, and addressing—are handled in software.

### 3.5 Pin Interface

The I/O signals relevant to the analog output are listed in Table 3-1. An asterisk following a pin name indicates that the default polarity for that pin is active low.

#### **Pin Type Notation:**

IU Input, pull up (50 k $\Omega$ )

O4TU Output, 4 mA sink, 2.5 mA source tri-state, pull up (50 k $\Omega$ )
O9TU Output, 9 mA sink, 5 mA source tri-state, pull up (50 k $\Omega$ )

Table 3-1. Pin Interface

Pin Name	Type	Description
AO_ADDR<03>	O4TU	AO Address Outputs—These active high outputs indicate which DAC channel is being accessed. In multiple-channel analog output mode, the AO_ADDR lines increment starting from 0 on each TMRDACWR trailing edge. During a CPU DAC write, the AO_ADDR lines take on the value present on the inputs A<03>. Destination: DAC address selector. Related bitfields: AO_Multiple_Channels, AO_Number_Of_Channels.
AOFEF*	IU	Data FIFO Empty Flag—This input is used to generate the FIFO interrupt and the FIFO request signal (AOFREQ) based on the status of the FIFO, and to delay the TMRDACWR pulses when the AO data FIFO is empty. The input polarity is selectable, and the input state can be directly observed in one of the status registers. Source: AO data FIFO. Related bitfields: AO_FIFO_Flags_Polarity, AO_FIFO_Empty_St.

Chapter 3

Table 3-1. Pin Interface (Continued)

Pin Name	Type	Description
AOFFF*	IU	Data FIFO Full Flag—This input is used to generate the FIFO interrupt and the FIFO request signal (AOFREQ) based on the status of the FIFO. The input polarity is selectable, and the input state can be directly observed in one of the status registers. Source: AO data FIFO. Related bitfields: AO_FIFO_Flags_Polarity, AO_FIFO_Full_St.
AOFHF*	IU	Data FIFO Half-full Flag—This input is used to generate the FIFO interrupt and the FIFO request signal (AOFREQ) based on the status of the FIFO. The input polarity is selectable, and the input state can be directly observed in one of the status registers. Source: AO data FIFO. Related bitfields: AO_FIFO_Flags_Polarity, AO_FIFO_Half_Full_St.
AOFFRT*	O4TU	Data FIFO Retransmit—This active low output instructs the data FIFO to retransmit its contents. It is used primarily in the local buffer mode. When enabled, AOFFRT pulses each time AOFEF indicates a FIFO empty condition. Destination: AO data FIFO. Related bitfields: AO_FIFO_Retransmit_Enable.
AOFREQ	O9TU	Data FIFO Request—This output is a FIFO request signal that indicates that the data FIFO needs to be loaded with output data. The AOFREQ signal is generated directly from the data FIFO status flags—AOFEF, AOFHF, and AOFFF. The AOFREQ generation conditions are: assert on empty FIFO; assert on half-full or less FIFO; assert on less than full FIFO; assert on half-full or less FIFO, deassert on full FIFO. Output polarity is selectable. Destination: DMA Controller or CPU. Related bitfields: AO_AOFREQ_Polarity, AO_AOFREQ_Enable, AO_FIFO_Mode.
BC_TC	O4TU	The BC Counter Terminal Count Signal—Output polarity is active high. Related bitfields: Misc_Counter_TCs_Output_Enable.

Table 3-1. Pin Interface (Continued)

Pin Name	Туре	Description
CPUDACREQ*	IU	CPU Request for Access to the DAC—This active low input indicates that the CPU is attempting a write cycle to the DAC. The assertion of CPUDACREQ causes CHRDY_OUT to be deasserted immediately. When the DAC becomes available, the DAC-STC fulfills the CPU request by passing the lowest four bits of the address lines A<03> onto the DAC address lines AO-ADDR<03> and pulsing the CPUDACWR signal. CHRDY_OUT is released when the write completes. Source: CPU bus interface.
CPUDACWR*	O4TU	CPU Write to the DAC—This active low output serves as the DAC write signal generated by the CPU. The CPUDACWR signal pulses once following the assertion of CPUDACREQ. Timing for CPUDACWR is based on AO_OUT_TIMEBASE, and the pulsewidth is selectable. Destination: DACs. Related Bitfields: AO_TMRDACWR_Pulse_Width.
DACWR*<01>	O4TU	DAC Write Strobes—These pins serve as write strobes for DACs, combining the TMRDACWR and CPUDACWR signals. In the single-DAC mode, DACWR0 pulses on every write to an even channel and DACWR1 pulses on every write to an odd channel. In the dual DAC mode, DACWR0 pulses on every write and DACWR1 is not used. Output polarity is active low. Destination: DACs. Related bitfields:  AO_Number_Of_DAC_Packages, AO_TMRDACWR_Pulse_Width.
LDAC*<01>	O4TU	DAC Load—These pins serve as DAC updates in the double-buffered DAC case. Two update modes are supported, timed update and immediate update. In the timed update mode, LDAC<01> are programmed to output either UPDATE or UPDATE2. In the immediate update mode, LDAC<01> are inverted versions of the DAC write signals TMRDACWR and CPUDACWR. Output polarity is active low. Destination: DACs. Related bitfields: AO_LDACi_Source_Select, AO_DACi_Update_Mode.

Chapter 3

Table 3-1. Pin Interface (Continued)

Pin Name	Туре	Description
TMRDACREQ	O9TU	DAQ-STC Data Request—This output indicates that there is no data available for the timer initiated write to the DAC. The signal is used by the serial link data interface to the DAC. When AOFEF is active, TMRDACREQ is asserted at the same time that the TMRDACWR would have been asserted had data been available. TMRDACREQ is released on the AO_OUT_TIMEBASE edge following AOFEF going inactive. Output polarity is active high. Destination: Serial data interface.
TMRDACWR*	O4TU	DAQ-STC Write to the DAC—This output serves as the DAC write signal generated by the DAQ-STC whenever data from the data FIFO needs to be written to the DACs. Following each UPDATE, the TMRDACWR signal pulses a number of times to load data into the DACs, according to the number of output channels. When AOFEF is asserted, the TMRDACWR pulses pause until the AO data FIFO can be refilled. Timing for TMRDACWR is based on AO_OUT_TIMEBASE. The signal can also be used as a DMA request on a board without an data FIFO in the unbuffered data interface mode. The output polarity is active low, and the pulsewidth is selectable. Destination: DACs. Related bitfields: AO_DMA_PIO_Control, AO_FIFO_Enable, AO_Not_An_UPDATE, AO_TMRDACWR_Pulse_Width, AO_TMRDACWRS_In_Progress_St.
UC_TC	P4TU	The UC Counter Terminal Count Signal—Output polarity is active high. Related bitfields: Misc_Counter_TCs_Output_Enable.

Pin Name	Туре	Description
UPDATE*	O9TU	Primary Update—This output is used to update the DACs. The hardware generates UPDATE by passing the output of the UPDATE selector (SCLK) through pulsewidth and polarity selection circuitry. Output polarity is selectable. Destination: DACs. Options: Active Low, Active High, Ground, High Z. Related bitfields: AO_UPDATE_Output_Select, AO_UPDATE_Pulse, AO_UPDATE_Original_Pulse, AO_UPDATE_Pulse_Timebase, AO_UPDATE_Pulse_Width.
UPDATE2*	O9TU	Secondary Update—This output is the secondary update signal to the DACs. The hardware generates UPDATE2 by passing the internal UI2_TC (UI2 counter TC) signal through pulsewidth and polarity selection circuitry. Output polarity is selectable. Destination: DACs. Options: Active Low, Active High, Ground, High Z. Related bitfields: AO_UPDATE2_Output_Select, AO_UPDATE2_Output_Toggle, AO_UPDATE2_Pulse, AO_UPDATE2_Original_Pulse, AO_UPDATE2_Pulse_Timebase, AO_UPDATE2_Pulse_Width.

**Table 3-1.** Pin Interface (Continued)

# 3.6 Programming Information

This section presents programming information that is specific to the AOTM. For general information about programming the DAQ-STC, see section 2.6, *Programming Information*.

# 3.6.1 Programming for a Primary Analog Output Operation

This section contains detailed programming information for bit-level programming of the primary AOTM for specialized applications. The programs are presented in a bottom-up fashion. This section lists functions that can be used to configure the primary AOTM for various operations. The functions are then assembled into a complete program in section 3.6.1.14, *Primary Analog Output Program*.

Most of the programming sequences presented here must be executed exactly as shown. Bitfield assignment is a pseudocode instruction of the form <br/> bitfield name> = <value>. Pseudocode sequences enclosed in braces that contain only bitfield assignments can normally be executed in any order, or simultaneously, if possible. If the sequence must be executed in exact order, the character  $\Sigma$  marks the boundary between two groups of assignments that have to be executed sequentially. For example, in the following pseudocode, the first bitfield assignment must be performed first; the second and third assignments may then be executed in any order; but the fourth bitfield assignment must be executed after the second and third

bitfield assignments. Other programming constructs, such as if-then, should be executed in the order shown.

```
{
    FOUT_Enable = 0;
    Σ
    FOUT_Timebase_Select = 0 (FOUT_IN_TIMEBASE1) or 1 (IN_TIMEBASE2);
    FOUT_Divider = 0 (for division factor 16) or 1-15 (for division factor 1-15);
    Σ
    FOUT_Enable = 1;
}
```

The directives Begin critical section and End critical section mark the beginning and end of critical sections in the ensuing pseudocode. All statements under these directives must be synchronized with the interrupt service routines; in other words, while the code fragment under these directives is executing in the foreground, all interrupt-time-specific code must be prevented from executing in the background.

Under some single-tasking operating systems, such as DOS, the directives Begin critical section and End critical section directly map to CLI and STI instructions, respectively. However, other operating systems may require specific primitives to achieve this functionality.

#### 3.6.1.1 Overview

The DAQ-STC has two groups of counters dedicated to analog output timing and control. The primary group contains three counters and the secondary group contains one counter. Counters in the first group are UI, UC, and BC. The second group consists of the UI2 counter. Since the two groups are almost independent, the programming examples are separate. This section discusses programming for the primary group. Refer to section 3.6.6, *Programming for a Secondary Analog Output Group Operation*, for a discussion of the secondary group.

# 3.6.1.2 Resetting

Assume the primary analog output section of the DAQ-STC was set up to perform an unknown operation. The object is to stop any activities in progress.

```
Function AO_Reset_All  \{ \\ & \text{Begin critical section;} \\ & \text{AO\_Configuration\_Start} = 1; \\ & \sum \\ & \text{AO\_Disarm} = 1; \\ & \sum \\ & \text{AO\_Personal\_Register} = 0; \\ & \text{AO\_Command\_1\_Register} = 0; \\ \end{aligned}
```

```
AO Command 2 Register = 0;
   AO\_Mode\_1\_Register = 0;
   AO Mode 2 Register = 0;
   AO Output Control Register = 0;
   AO\_Mode\_3\_Register = 0;
   AO START Select Register = 0;
   AO Trigger Select Register = 0;
   Σ
   AO_BC_TC_Interrupt_Enable = 0;
   AO START1 Interrupt Enable = 0;
   AO_UPDATE_Interrupt_Enable = 0;
   AO_START_Interrupt_Enable = 0;
   AO STOP Interrupt Enable = 0;
   AO_Error_Interrupt_Enable = 0;
   AO_UC_TC_Interrupt_Enable = 0;
   AO FIFO Interrupt Enable = 0;
   Σ
   AO_BC_Source_Select = 1;
   AO_BC_TC_Trigger_Error Confirm = 1:
   AO_BC_TC_Error_Confirm = 1;
   AO_UC_TC_Interrupt_Ack = 1;
   AO_BC_TC_Interrupt_Ack = 1;
   AO_START1_Interrupt_Ack = 1;
   AO UPDATE Interrupt Ack = 1;
   AO START Interrupt Ack = 1;
   AO_STOP_Interrupt_Ack = 1;
   AO Error Interrupt Ack = 1;
   AO Configuration End = 1;
   End critical section;
}
```

Perform the AO\_Board\_Personalize programming function in order to bring the primary AO module of DAQ-STC into a known state. You can then program the primary AO module for any desired operation.

# 3.6.1.3 Board Power-up Initialization

Use this function to program software-selectable options in the primary analog output module of the DAQ-STC that depend on the properties of the board or device the DAQ-STC is on. The options include polarity and pulsewidth of commonly used signals. You need to execute this function every time after you invoke the AO\_Reset\_All function and before you perform any analog output operation using the DAQ-STC. If you are programming a DAQ-STC that is a part of a data acquisition system, the document describing the register-level programming for that system should contain information about the proper selections to make in this function.

```
Function AO_Board_Personalize
   Begin critical section;
   AO Configuration Start = 1;
   AO Fast CPU = 0 (slow CPU interface) or 1 (fast CPU interface);
   AO_Source_Divide_By_2 = 0 (AO_IN_TIMEBASE1 equals IN_TIMEBASE) or
                           1 (AO_IN_TIMEBASE1 is IN_TIMEBASE divided by two);
   AO Output Divide By 2 = 0 (AO OUT TIMEBASE is the same as IN TIMEBASE)
                      or 1 (AO_OUT_TIMEBASE is IN_TIMEBASE divided by two);
   AO_UPDATE_Pulse_Timebase = 0 (selected by AO_UPDATE_Pulse_Width) or
                                1 (selected by AO UPDATE Original Pulse);
   AO_UPDATE_Pulse_Width = 0 (3–3.5 AO_OUT_TIMEBASE periods) or
                             1 (1–1.5 AO OUT TIMEBASE periods);
    AO UPDATE Output Select = 0 (high Z) or 1 (ground) or 2 (enable, active low) or
                               3 (enable, active high);
    AO_DMA_PIO_Control = 0 (FIFO data interface mode) or
                           1 (unbuffered data interface mode):
   AO AOFREO Enable = 0 (disabled) or 1 (enabled);
   AO AOFREO Polarity = 0 (active high) or 1 (active low);
   AO TMRDACWR Pulse Width = 0 (3 AO OUT TIMEBASE periods) or
                                 1 (2 AO_OUT_TIMEBASE periods);
   AO FIFO Enable = 0 (TMRDACWR signal is disabled) or
                      1 (TMRDACWR signal is enabled);
    AO FIFO Flags Polarity = 0 (active low) or 1 (active high);
    AO_Number_Of_DAC_Packages = 0 (dual-DAC mode) or 1 (single-DAC mode);
   AO Configuration End = 1;
   End critical section:
```

# 3.6.1.4 Trigger Signals

Use this function to select the signal that will trigger the analog output operation and to program the DAQ-STC AOTM to recognize single or multiple trigger signals.

```
Function AO_Triggering
    Begin critical section;
    AO Configuration Start = 1;
    If (local buffer mode with pauses) OR (continuous mode) OR (waveform staging) then
        AO Trigger Once = 0;
    Else
        AO Trigger Once = 1;
    If (software triggered) then
        AO START1 Select = 0;
        AO_START1_Polarity = 0;
```

}

```
AO_START1_Edge = 1;
AO_START1_Sync = 1;
}
Else
{
    AO_START1_Select = 1 through 10 (PFI<0..9>) or 11 through 17 (RTSI_TRIGGER<0..6>);
    AO_START1_Polarity = 0 (active high) or 1 (active low);
    AO_START1_Edge = 0 (edge detection disabled) or 1 (edge detection enabled);
    AO_START1_Sync = 0 (synchronization disabled) or 1 (synchronization enabled);
}
AO_Delayed_START1 = 0 (use the START1 trigger immediately) or 1 (delay the START1 trigger by synchronizing it to the BC source);
\( \sum_{\text{AO}} \)
AO_Trigger_Length = 0 (PFI6/AO_START1 will output DA_START1) or
    1 (PFI6/AO_START1 will output a pulse stretched version of DA_ST1ED);
AO_Configuration_End = 1;
End critical section;
}
```

#### 3.6.1.5 Number of Buffers

Use this function to select the number of updates to be performed (corresponding to the number of points in the buffer) and the number of buffer iterations. If you are using the local buffer mode with mute buffers, this function will set the part of the delay parameters that correspond to the number of points in the mute buffer and the number of iterations of that buffer. If you are using waveform staging, this function enables and disables muting for the first two buffers.

The variables ao\_last\_load\_register and ao\_tick\_count\_to\_use introduced in this function will be used later in the functions for waveform staging (AO\_Staged\_ISR) and changing the update rate during an output operation (AO\_Rate\_Change).

For waveform staging operation, we assume that the parameters for each stage are stored in an array, defined as follows:

```
bc_new_ticks /*contains the number buffer iterations in each MISB*/
uc_new_ticks /*contains the number of updates in each buffer of the MISB*/
new_mute_flag /*indicates whether the MISB will be muted (1 indicates muting)*/
Function AO_Counting
{
    Begin critical section;
    AO_Configuration_Start = 1;
    Declare variables
```

```
ao_last_load_register,
                                 /*indicates which load register was used
                                  previously*/
                                  /*indicates which parameter in the array should
    ao_tick_count_to_use;
                                  be used*/
If (waveform staging) then
    AO Continuous = 1;
    AO_Mute_A = new_mute_flag[0];
    AO_BC_Initial_Load_Source = 0;
    AO BC Load A = bc_new_ticks[0] - 1;
    AO_BC_Load = 1;
    AO_UC_Initial_Load_Source = 0;
    AO_UC_Load_A = uc_new_ticks[0];
    AO_UC_Load = 1;
   AO UC Load A = uc_new_ticks[0] - 1;
    AO_Mute_B = new_mute_flag[1];
    AO_BC_Load_B = bc_new_ticks[1] - 1;
    AO_UC_Load_B = uc_new_ticks[1] - 1;
    AO_BC_Reload_Mode = 1;
    AO UC Switch_Load_Every_BC_TC = 1;
    ao_tick_count_to_use = 2;
   ao_last_load_register = B;
Else if (local buffer mode with pauses) then
    AO Continuous = 1;
    AO Mute A = 0;
    AO_Mute_B = 1;
    AO_BC_Initial_Load_Source = 0;
    AO BC Load A = number of buffer iterations - 1;
    Σ
    AO_BC_Load = 1;
    AO_UC_Initial_Load_Source = 0;
    AO_UC_Load_A = number of updates in each buffer;
    AO_UC_Load = 1;
    AO UC Load A = number of updates in each buffer - 1;
    AO_BC_Load_B = number of buffer repetitions in pause MISB - 1;
    AO_UC_Load_B = number of updates in each buffer of pause MISB - 1;
    AO BC Reload Mode = 1;
   AO_UC_Switch_Load_Every_BC_TC = 1;
}
```

```
Else
{
    AO_Continuous = 0 (AO will stop on BC_TC) or 1 (AO will continue until END command);
    AO_BC_Initial_Load_Source = 0;
    AO_BC_Load_A = number of buffer iterations - 1;
    \( \sum_{AO_BC_Load} = 1; \)
    AO_BC_Load_A = number of updates in each buffer;
    \( \sum_{AO_UC_Load_A} = number of updates in each buffer; \)
    AO_UC_Load_A = number of updates in each buffer - 1;
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
    \( \alpha_{O_UC_Load_A} = number of updates in each buffer - 1; \)
```

# 3.6.1.6 Update Selection

Use this function to select the update event. You can specify an update rate by choosing an internally generated periodic event.

For waveform staging operation in the internal update mode, we assume that the parameters for each stage are stored in an array, defined as follows:

```
ui_new_ticks /*contains the number of clocks between updates in each MISB*/
Function AO_Updating
{
    Begin critical section;
    AO_Configuration_Start = 1;
    If (internal UPDATE mode) then
    {
        AO_BC_Gate_Enable = 0;
        AO_UPDATE_Source_Select = 0;
        AO_UPDATE_Source_Polarity = 0;
        If (UI source is AO_IN_TIMEBASE1) then
        {
              AO_UI_Source_Select = 0;
              AO_UI_Source_Polarity = 0;
              }
              Else if (UI source is IN_TIMEBASE2) then
        }
}
```

```
AO_UI_Source_Select = 20;
        AO_UI_Source_Polarity = 0;
    Else
        AO UI Source Select = 1 through 10 (PFI<0..9>) or 11 through 17
        (RTSI_TRIGGER<0..6>);
        AO_UI_Source_Polarity = 0 (rising edge) or 1 (falling edge);
    If (waveform staging) then
        AO UI Initial Load Source = 0;
        AO_UI_Load_A = ui_new_ticks[0] - 1;
        AO UI Load = 1;
        AO_UI_Load_B = ui_new_ticks[1] - 1;
        AO UI Relaod Mode = 7;
    Else
        AO_UI_Initial_Load_Source = 0;
        AO UI Reload Mode = 0;
        If (there is no special delay from START1 to first update) then
            AO_UI_Load_A = number of clocks between each update - 1;
            AO_UI_Load = 1;
        Else
            AO_UI_Load_A = number of clocks between START1 and first update - 1;
            AO_UI_Load = 1;
            AO UI Load A = number of clocks between each update - 1;
        If (local buffer mode with pauses) then
            AO_UI_Load_B = number of clocks between each update in the mute
            MISB - 1:
            AO_UI_Reload_Mode = 7;
        }
    }
Else if (UPDATE source is the GOUT1 signal from general-purpose counter 1) then
```

Another feature provided by the DAQ-STC in the external UPDATE mode is the BC\_GATE (BC Counter Gate). The BC\_GATE provides a mechanism for blocking the external UPDATE pulses. If AO\_BC\_Gate\_Enable is set to 1, the BC\_GATE enables the external UPDATE pulses whenever the BC counter is enabled to count, and blocks the external UPDATE pulses whenever the BC counter is not enabled to count. The BC\_GATE must be disabled when internally generated UPDATE pulses are used.

### 3.6.1.7 Channel Select

This function lets you update one or more analog output channels. If you choose single-channel analog output, select the channel number. If you choose multiple-channel analog output, you may select how many, but channel numbers must be ascending continuously from 0.

```
Function AO_Channels
{
    Begin critical section;
    AO_Configuration_Start = 1;
    If (single channel) then
    {
        AO_Multiple_Channels = 0;
        AO_Number_Of_Channels = output channel number;
    }
    Else
    {
        AO_Multiple_Channels = 1;
        AO_Number_Of_Channels = number of output channels - 1;
    }
    AO_Configuration_End = 1;
    End critical section;
}
```

## 3.6.1.8 LDAC Source and UPDATE Mode

Use this function to set the source and update mode for the LDAC<0..1> signals.

# 3.6.1.9 Stop On Error

Use this function to set the error conditions upon which the AOTM will stop.

## 3.6.1.10 FIFO Mode

Use this function to select the data FIFO condition on which interrupt or DMA requests will be generated, if you want the DAQ-STC to generate them. You can also use this function to program FIFO control for local buffer mode, with or without pauses.

# 3.6.1.11 Enable Interrupts

Use this function to enable the AOTM to generate interrupts.

```
Function AO_Interrupt_Install

Begin critical section;

AO_UPDATE_Interrupt_Enable = 0 (no interrupt) or 1 (generate interrupt);

AO_BC_TC_Interrupt_Enable = 0 (no interrupt) or 1 (generate interrupt);

AO_UC_TC_Interrupt_Enable = 0 (no interrupt) or 1 (generate interrupt);

AO_START1_Interrupt_Enable = 0 (no interrupt) or 1 (generate interrupt);

AO_Error_Interrupt_Enable = 0 (no interrupt) or 1 (generate interrupt);

AO_START_Interrupt_Enable = 0 (no interrupt) or 1 (generate interrupt);

AO_FIFO_Interrupt_Enable = 0 (no interrupt) or 1 (generate interrupt);

End critical section;
```

To generate interrupts, you must also program the interrupt control module. Refer to Chapter 8, *Interrupt Control*, for more information on programming the interrupt control module. To use interrupts, refer to section 3.6.5, *Primary Analog Output Group-Related Interrupts*.

# 3.6.1.12 Arming

Use this function to arm the analog output counters and to preload the DACs with the first analog output value.

```
Function AO_Arming
{
    Begin critical section;
    AO Not An UPDATE = 1;
```

```
Σ
AO_Not_An_UPDATE = 0;
Σ
While AO_TMRDACWRs_In_Progress_St = 1 do
{
No-op;
}
AO_UI_Arm = 1;
AO_UC_Arm = 1;
AO_BC_Arm = 1;
End critical section;
}
```

# 3.6.1.13 Starting the Waveform

Use the following function to initiate an analog output operation if you have selected software trigger. If you do not select software trigger, this function does not do anything.

```
Function AO_Start_The_Generation
{
    Begin critical section;
    If (software trigger) then
    {
         AO_START1_Pulse = 1;
    }
    End critical section;
}
```

# 3.6.1.14 Primary Analog Output Program

Use the following sequence of functions to program the AOTM for any primary analog output operation. If you have data FIFO on your board, you should transfer data into that FIFO.

```
/*Refer to section 10.8.1, Programming Clock Distribution, to set up your timebase*/
Call AO_Reset_All;
Call AO_Board_Personalize;
Call AO_Hardware_Gating;
Call AO_Triggering;
Call AO_Counting;
Call AO_Updating;
Call AO_Updating;
Call AO_Channels;
Call AO_LDAC_Source_And_Update_Mode;
Call AO_Errors_To_Stop_On;
Call AO_FIFO;
Call AO_Interrupt_Install;
```

```
Call AO_Arming;
Call AO_Start_The_Generation;
```

# 3.6.2 Waveform Staging for Primary Analog Output

Waveform staging can be used to generate timing for a waveform stage consisting of many MISBs. The DAQ-STC has dual-load registers for each analog output counter so that the software can load the parameters for the next MISB while the current MISB is still being output. To accomplish this, program the BC\_TC interrupt to call the AO\_Staged\_ISR ISR. To enable the BC\_TC interrupt, you must make sure that an interrupt level is dedicated to the interrupt group B and that interrupt group B is enabled. Program the BC\_TC interrupt and interrupt group B as follows:

```
{
    Interrupt_B_Output_Select = 0 through 7;
    Interrupt_B_Enable = 1;
    AO_BC_TC_Interrupt_Enable = 1;
}
```

Interrupts can normally be serviced after some delay, commonly referred to as interrupt latency. In some cases the interrupt latency may be long enough to cause problems in your waveform stage. If the interrupt cannot be serviced during one MISB of the waveform, the DAQ-STC will not be programmed properly for the next MISB. To avoid this, you should keep interrupt latency and workload on your computer system in mind when programming the DAQ-STC for waveform staging. Although the DAQ-STC cannot eliminate the interrupt latency problem, it can detect when an excessive delay has occurred.

Use this function for servicing the BC\_TC interrupt during waveform staging. We assume that the parameters for each stage are stored in an array, defined as follows:

```
bc_new_ticks /*contains the number buffer iterations in each MISB*/
uc_new_ticks /*contains the number of updates in each buffer of the MISB*/
vi_new_ticks /*contains the number of clocks between updates in each MISB*/
/*indicates whether the MISB will be muted (1 indicates muting)*/
```

In addition, the variable ao\_last\_load\_register keeps track of which load registers should be used, and the variable ao\_tick\_count\_to\_use keeps track of which parameter in the array should be used. These variables were first introduced in the AO\_Counting function.

```
new_ui_ticks,
                             /*number of clocks between updates*/
                             /*indicates whether the MISB will be muted*/
   new_mute,
   ao_shut_down_isr,
                             /*indicates the last BC_TC in the stage and
                             the next-to-the-last
                             BC_TC in the stage, as follows:
                             2 The last BC TC
                             1 The next-to-the-last BC TC
                             0 Otherwise*/
                             /*the number up updates in the previous buffer*/
   old_stage_uc_ticks;
If (ao_shut_down_isr is 2) then
   ao_shut_down_isr = 0;
If (ao_shut_down_isr is 1) then
   ao_shut_down_isr = 2;
new_bc_ticks = bc_new_ticks[ao_tick_count_to_use];
If (new_bc_ticks is 0) then
   ao_shut_down_isr = 1;
If (ao_shut_down_isr is 1) then
   AO End On BC TC = 1;
   ao_tick_count_to_use = 0;
}
new_bc_ticks = bc_new_ticks[ao_tick_count_to_use];
new_uc_ticks = uc_new_ticks[ao_tick_count_to_use];
new_ui_ticks = ui_new_ticks[ao_tick_count_to_use];
new_mute = new_mute_flag[ao_tick_count_to_use];
If (ao_shut_down_isr is 1) then
   new uc ticks = new uc ticks +1;
If (ao_shut_down_isr is 2) then
   old_stage_uc_ticks = uc_new_ticks[ao_tick_count_to_use - 1];
If (ao last load register is A) then
   AO_BC_Load_B = new_bc_ticks - 1;
   AO_UC_Load_B = new_uc_ticks - 1;
   AO UI Load B = new_ui_ticks - 1;
   AO Mute B = new_mute;
   If (ao_shut_down_isr is 2) then
       AO UC Load A = old_stage_uc_ticks - 1;
   ao_last_load_register = B;
Else
   AO_BC_Load_A = new_bc_ticks - 1;
   AO_UC_Load_A = new_uc_ticks - 1;
   AO UI Load A = new_ui_ticks - 1;
   AO_Mute_A = new_mute;
   If (ao_shut_down_isr is 2) then
       AO UC Load B = old_stage_uc_ticks - 1;
   ao_last_load_register = A;
```

```
}
ao_tick_count_to_use = ao_tick_count_to_use + 1;
AO_BC_TC_Interrupt_ack = 1;
If (ao_shut_down_isr is 2) then
{
    /*Check for error between the last BC_TC of one stage and the trigger for the next stage*/
    If (AO_BC_TC_Trigger_Error_St is 1) then
    {
        Inform user that a BC_TC trigger error has occurred;
        AO_BC_TC_Trigger_Error_Confirm = 1;/*This is optional*/
    }
}
If (AO_BC_TC_Error_St is 1) then
{
    Inform user that a BC_TC error has occurred;
    /*You need to reprogram analog output circuitry to get things back on track*/
}
```

# 3.6.3 Changing Update Rate during an Output Operation for Primary Analog Output Group

Use this function to change the update rate during an output operation if you are not performing waveform staging. The variable ao\_last\_load\_register keeps track of which load registers should be used. This variable was first introduced in the AO\_Counting function.

To change the update rate immediately, you must perform at least one update using the previous update interval before a change is possible. The other option is to change the update rate at the end of the current MISB.

# 3.6.4 Master/Slave Operation Considerations for Primary Analog Output Group

You can use several DAQ-STCs for synchronized analog output operation. To do this, use the RTSI connection to connect the trigger signal to the trigger input of the master DAQ-STC. Also, connect the output equivalent of the trigger from the master DAQ-STC to the slave DAQ-STCs.

You must perform the programming sequence described in section 10.8.1, Programming Clock Distribution, before you execute the sequence given here.

Use this programming sequence:

```
{
    AO_START1_Disable = 1 for the master DAQ-STC;
    AO_Delayed_START1 = 1 for the master DAQ-STC;
    AO_Delayed_START1 = 0 for all the slave DAQ-STCs;
    Perform the usual set-up sequence for each DAQ-STC (see section 3.6.1, Programming for a Primary Analog Output Operation);
    AO_START1_Disable = 0 for the master DAQ-STC;
}
```

# 3.6.5 Primary Analog Output Group-Related Interrupts

The DAQ-STC is designed to be used primarily with a system that supports interrupts. This section contains instructions on programming the DAQ-STC when it is used in an environment that supports interrupts.

The DAQ-STC you want to program could be a part of a system in which interrupts do not exist. In this case, you can use programming sequences intended for ISRs directly in your application, coupled with the programming technique known as polling. If you use polling, your application must periodically read relevant status bitfields and use the values obtained this way to decide whether to execute programming sequences equivalent to ISRs.

When the DAQ-STC is used in a system in which interrupts can be handled but the handling is prohibitively slow, you can use the polling technique. However, your system will be devoted entirely to one application.

Information on interrupts and polling can be found in the National Instruments Application Note 010: Programming Interrupts for Data Acquisition on 80x86-Based Computers.

Interrupts related to analog output can be generated on the following analog output conditions:

- Error (overrun or overflow)
- STOP (not supported)
- START (not supported)
- START1
- BC TC
- UC TC
- FIFO condition
- UPDATE.

Basic actions required to enable, detect, and acknowledge the AO related interrupts follow.

#### Error

To enable: AO\_Error\_Interrupt\_Enable

To recognize: AO Overrun St

To acknowledge (and clear): AO\_Error\_Interrupt\_Ack

## STOP (not supported)

To enable: AO STOP Interrupt Enable

To recognize: AO STOP St

To acknowledge (and clear): AO\_STOP\_Interrupt\_Ack

## START (not supported)

To enable: AO\_START\_Interrupt\_Enable

To recognize: AO START St

To acknowledge (and clear): AO\_START\_Interrupt\_Ack

Chapter 3

#### START1

To enable: AO\_START1\_Interrupt\_Enable

To recognize: AO\_START1\_St

To acknowledge (and clear): AO\_START1\_Interrupt\_Ack

BC TC

To enable: AO\_BC\_TC\_Interrupt\_Enable

To recognize: AO\_BC\_TC\_St

To acknowledge (and clear): AO\_BC\_TC\_Interrupt\_Ack

UC TC

To enable: AO\_UC\_TC\_Interrupt\_Enable

To recognize: AO\_UC\_TC\_St

To acknowledge (and clear): AO\_UC\_TC\_Interrupt\_Ack

**FIFO Condition** 

To enable: AO\_FIFO\_Interrupt\_Enable

To select condition use: AO\_FIFO\_Mode

To recognize: AO\_FIFO\_Full\_St, AO\_FIFO\_Half\_Full\_St, and

AO\_FIFO\_Empty\_St

To clear: You must change the FIFO state by dealing with the

**FIFO** 

**UPDATE** 

To enable: AO UPDATE Interrupt Enable

To recognize: AO UPDATE ST

To clear: AO UPDATE Interrupt Ack

All interrupts related to analog output are in interrupt group B.

To select the interrupt line to be used:

- Interrupt\_B\_Output\_Select = 0 through 7;
- Interrupt\_B\_Enable = 1;

To determine quickly if any of the group B interrupts has occurred, use Interrupt B St.

Note

The START and STOP interrupts are provided for a mode which is not currently supported. The documentation concerning these interrupts can be ignored.

To select interrupt output polarity, use Interrupt\_Output\_Polarity. This selection depends on the board hardware design.

Pass\_Through\_1\_Interrupt is also in interrupt group B.

# 3.6.6 Programming for a Secondary Analog Output Group Operation

This section contains detailed programming information for bit-level programming of the secondary AOTM for specialized applications. The programs are presented in a bottom-up fashion. This section lists functions that can be used to configure the secondary AOTM for various operations. The functions are then assembled into a complete program in section 3.6.6.9, Secondary Analog Output Program.

### 3.6.6.1 Overview

The DAQ-STC has two groups of counters dedicated to analog output timing and control—the primary group and the secondary group. This section discusses programming for the secondary group. Refer to section 3.6.1, *Programming for a Primary Analog Output Operation*, for a discussion of the primary group.

# 3.6.6.2 Resetting

Assume the secondary AO module of the DAQ-STC was set up to perform an unknown operation. The object is to stop any activities in progress.

```
Function AO2_Reset_Al1

{
    Begin critical section;
    AO_UI2_Arm_Disarm = 0;
    AO_UI2_TC_Interrupt_Enable = 0;
    AO_UI2_Source_Select = 0;
    AO_UI2_Source_Polarity = 0;
    AO_UI2_External_Gate_Enable = 0;
    AO_UI2_External_Gate_Select = 0;
    AO_UI2_External_Gate_Polarity = 0;
    AO_UI2_External_Gate = 0;
    AO_UI2_TC_Interrupt_Ack = 1;
    AO_UI2_TC_Error_Confirm = 1;
    AO_UI2_Initial_Load_Source = 0;
    End critical section;
}
```

You need to perform the AO2\_Board\_Personalize programming function in order to bring secondary analog output module of the DAQ-STC into a known state. You can then program the secondary analog output module for any desired operation.

# 3.6.6.3 Board Power-up Initialization

Use this function to program software-selectable options in the secondary analog output module of the DAQ-STC that depend on the personality of the board or device the DAQ-STC is on. The options include polarity and pulsewidth of commonly used signals. You must execute this function every time after you invoke the AO2\_Reset\_All function and before you perform any analog output operation using the DAQ-STC. If you are programming a DAQ-STC that is a part of a data acquisition system, refer to the register-level programming manual for information about the proper selections to make in this function.

# 3.6.6.4 Hardware Gate Programming

Use this function to enable or disable hardware and software gating. If you enable hardware gating, you also select the signal that will control the gate, the gate polarity, and the gating mode.

# 3.6.6.5 Software Gate Operation

To use the software gate, issue the following commands:

To pause secondary analog output:

```
AO_UI2_Software_Gate = 1;
```

• To resume secondary AO after pause:

```
AO_UI2_Software_Gate = 0;
```



Software and hardware gating can be used simultaneously without any special setup. The secondary analog output operation proceeds when both hardware and software gates are not in the pause state.

# 3.6.6.6 Counting for Waveform Staging

Use this function to initialize the counter for waveform staging.

The variable ao2\_tick\_count\_to\_use introduced in this function will be used later in the waveform staging (AO2\_Staged\_ISR) function.

# 3.6.6.7 Update Selection

Use this function to select the update event. For waveform staging operation, it is assumed that the parameters for each stage are stored in an array, defined as follows:

```
ui2_ticks /*Contains the number of clocks between updates*/
```

The variable ao2\_last\_load\_register introduced in this function will be used later in the waveform staging (AO2\_Staged\_ISR) and change update rate during an output operation (AO2\_Rate\_Change).

```
Function AO2_Updating
    Begin critical section;
    Declare variable
        ao2_last_load_register;
                                       /*Indicates the load register that was used
                                       previously*/
    AO_UI2_Source_Select = 0 (AO_IN_TIMEBASE1) or 1 through 10 9 (PFI<0..9>) or
                           11 through 17 (RTSI TRIGGER<0..6>) or
                           18 (the G_TC signal from general-purpose counter 0) or 1
                           9 (the G_TC signal from general-purpose counter 1) or
                           20 (IN TIMEBASE2);
    AO_UI2_Source_Polarity = 0 (rising edge) or 1 (falling edge);
    AO_UI2_Initial_Load_Source = A;
    AO UI2 Load A = number of clocks between each update - 1;
    AO_UI2_Load = 1;
    If (waveform staging) then
        AO UI2 Load B = ui2\_ticks[0] - 1;
        AO_UI2_Switch_Load_Next_TC = 1;
        ao2 last load register = B;
    Else
        ao2_last_load_register = A;
    End critical section:
}
```

# 3.6.6.8 Arming

Use this function to arm the UI2 counter.

```
Function AO2_Arming
{
    Begin critical section;
    AO_UI2_Arm_Disarm = 1;
    End critical section;
}
```

# 3.6.6.9 Secondary Analog Output Program

Use this sequence of functions to program the AOTM for any secondary analog output operation.

{
 /\*Refer to section 10.8.1, Programming Clock Distribution, to set up your timebase\*/
 Call AO2 Reset\_All;

```
Call AO2_Board_Personalize;
Call AO2_Hardware_Gating;
Call AO2_Counting;
Call AO2_Updating;
Call AO2_Arming;
```

# 3.6.7 Waveform Staging for Secondary Analog Output

You can use waveform staging to generate timing for a waveform stage consisting of multiple updates, each with a unique update interval. The DAQ-STC has dual load registers for the UI2 counter so that software can load the parameters for the next update interval during the current update interval. To accomplish this, program the UI2\_TC interrupt to call the AO2\_Staged\_ISR\_ISR.

To enable the UI2\_TC interrupt, you must make sure that an interrupt level is dedicated to interrupt group B and that interrupt group B is enabled. You can program the UI2\_TC Interrupt and interrupt group B as follows:

```
{
    Interrupt_B_Output_Select = 0 through 7;
    Interrupt_B_Enable = 1;
    AO_UI2_TC_Interrupt_Enable = 1;
}
```

Interrupts can normally be serviced after some delay, commonly referred to as interrupt latency. In some cases the interrupt latency may be long enough to cause problems in your waveform stage. If the interrupt cannot be serviced during one update interval, the DAQ-STC will not be programmed properly for the next update interval. To avoid this, you should keep interrupt latency and workload on your computer system in mind when programming the DAQ-STC for waveform staging. Although the DAQ-STC cannot eliminate the interrupt latency problem, it can detect when an excessive delay has occurred.

Use the following function for servicing the UI2\_TC interrupt during waveform staging. It is assumed that the parameters for each stage are stored in an array, defined as follows:

```
ui2_ticks /*contains the number of clocks between updates*/
```

In addition, the variable ao2\_last\_load\_register keeps track of which load registers should be used, and the variable ao2\_tick\_count\_to\_use keeps track of which parameter in the array should be used. These variables were first introduced in the AO2\_Counting and AO2\_Updating functions.

```
Function A02_Staged_ISR
{
    Declare variable
```

```
new_ticks,
                            /*Holds the number of clocks between updates*/
    ao2_shut_down_isr;
                             /*Indicates the last UI2_TC in the sequence and the
                             next-to-the-last UI2_TC in the sequence, as follows:
                             2 the last UI2 TC
                             1 the next-to-the-last UI2_TC
                             0 otherwise*/
If (ao2_shut_down_isr is 2) then
    AO_UI2_Arm_Disarm = 0;
Else
   new_ticks = ui2_ticks[ao2_tick_count_to_use];
   If (new ticks is 0)
        ao2_shut_down_isr = ao2_shut_down_isr + 1;
   Else
       ao2_tick_count_to_use = ao2_tick_count_to_use + 1;
   If (ao2_last_load_register is A) then
       If (new_ticks is not 0) then
           AO_UI2_Load_B = new_ticks - 1;
           AO_UI2_Switch_Load_Next_TC = 1;
       Else
           /*Load maximal count in an attempt to avoid getting an unnecessary UI2
           TC error*/
           AO_UI2_Load_B = 0xFFFF;
           AO UI2 Switch Load Next TC = 1;
       ao2_last_load_register = B;
   Else
       If (new_ticks is not 0) then
           AO_UI2_Load_A new_ticks - 1;
           AO UI2 Switch Load Next TC = 1;
       Else
           AO_UI2_Load_A = 0xFFFF;
           AO_UI2_Switch_Load_Next_TC = 1;
        }
```

```
ao2_last_load_register = A;
}

AO_UI2_TC_Interrupt_Ack = 1;
/*Check for interrupt latency problem*/
If (AO_UI2_TC_Error_St is 1) then
{
    Inform user that a UI2_TC error has occurred;
    AO_UI2_TC_Error_Confirm = 1 /*This is optional*/
}
```

# 3.6.8 Changing Update Rate during an Output Operation for Secondary Analog Output

Use this function to change the update rate during an output operation if you are not performing waveform staging. The variable ao2\_last\_load\_register keeps track of which load register should be used. This variable was introduced in the AO2\_Updating function.

```
Function AO2_Rate_Change
    If (ao2_last_load_register is A)
        If (AO UI2 Next Load Source St is 0) then
        AO_UI2_Load_B = number of clocks between updates - 1;
        AO UI2 Switch Load Next TC = 1;
        ao2_last_load_register = B;
    Else
        Inform user that rate change is impossible at this time;
   Else
        If (AO2 UI Next Load Source St is 1) then
            AO_UI2_Load_A = number of clocks between updates - 1;
            AO_UI2_Switch_Load_Next_TC = 1;
            ao2_last_load_register = A;
        }
        Else
            Inform user that rate change is impossible at this time;
```

To change the update rate immediately, you must perform at least one update using the previous update interval before a change is possible.

# 3.6.9 Master/Slave Operation Considerations for Secondary Analog Output

There are no provisions for master/slave operation of secondary analog output modules on multiple DAQ-STCs. Shared mechanisms, which may require additional external wiring, may be used.

# 3.6.10 Secondary Analog Output-Related Interrupts

The only interrupts related to AO timing generated by the secondary group are generated on the UI2 TC.

#### UI2 TC

To enable: AO\_UI2\_TC\_Interrupt\_Enable

To recognize: AO\_UI2\_TC\_St

To acknowledge (and clear): AO\_UI2\_TC\_Interrupt\_Ack

This interrupt belongs to group B. Refer to section 3.6.5, *Primary Analog Output Group-Related Interrupts*, for more information on programming group B interrupts.

# 3.6.11 Bitfield Descriptions

Bits in the register bit maps are organized into bitfields. A bitfield can contain one or more bits. Only bits with contiguous locations within a register can belong to a bitfield. The high and low pairs of load and save registers for 24-bit counters are also treated as bitfields. The AOTM-related bitfields are described below. Not all bitfields referred to in section 3.6, *Programming Information*, are listed here. To locate a particular bitfield description within this manual, refer to Appendix B, *Register Information*.

# AO\_Analog\_Trigger\_Reset

**bit:** 15 **type:** Strobe **in:** AO\_Command\_1\_Register **address:** 9

This bit clears the hysteresis registers in the analog trigger circuit. Set this bit to 1 at the time you arm the analog output counters if you want to use analog triggering in hysteresis mode for any analog output signal. Before setting this bit to 1, make sure that the analog trigger is not being used by some other part of the DAQ-STC. This bit should not be set to 1 in any other case. This bit is cleared automatically.

#### AO AOFREQ Enable

bit: 12 type: Write in: AO\_START\_Select\_Register address: 66

This bit enables the AOFREQ output signal:

- 0: Disabled. The signal is forced to the inactive value (determined by AO AOFREQ Polarity).
- 1: Enabled.

Related bitfields: AO\_AOFREQ\_Polarity.

### **AO AOFREQ Polarity**

bit: 9 type: Write in: AO\_Personal\_Register address: 78

This bit selects the polarity of the AOFREQ output signal:

0: Active high.

1: Active low.

#### AO\_BC\_Arm

**bit:** 6 **type:** Strobe **in:** AO\_Command\_1\_Register **address:** 9

This bit arms the BC counter. The counter remains armed, and the bit remains set, until it is disarmed either by hardware or by setting AO\_Disarm to 1. Related bitfields: AO BC Armed St, AO Disarm.

#### AO BC Armed St

bit: 0 type: Read in: AO Status 2 Register address: 6

This bit indicates whether the BC counter is armed:

0: Disarmed.

1: Armed.

Related bitfields: AO BC Arm.

## AO\_BC\_Gate\_Enable

**bit:** 11 **type:** Write **in:** AO\_Command\_2\_Register **address:** 5

This bit enables the BC GATE:

0: Disabled.

1: Enabled.

Enabling the BC\_GATE allows external UPDATE pulses to pass only when the BC counter is enabled to count. You should set this bit to 0 in the internal UPDATE mode (AO\_UPDATE\_Source\_Select is set to 0) and to 1 otherwise. Related bitfields: AO\_UPDATE\_Source\_Select.

## AO BC Gate St

bit: 6 type: Read in: Joint\_Status\_1\_Register address: 27

When the BC\_GATE is enabled (see AO\_BC\_Gate\_Enable), this bit indicates the state of the BC\_GATE:

- 0: Inactive. External UPDATEs are blocked.
- 1: Active. External UPDATEs are allowed to pass.

The BC\_GATE is active only when the BC counter is enabled to count. When the BC\_GATE is disabled, this bit is undefined. You must disable the BC\_GATE in the internal UPDATE mode. Related bitfields: AO\_BC\_Gate\_Enable.

#### **AO BC Initial Load Source**

bit: 2 type: Write in: AO\_Mode\_2\_Register address: 39

If the BC counter is disarmed, this bit selects the initial BC load register:

- 0: Load register A.
- 1: Load register B.

If the BC counter is armed, writing to this bit has no effect. Related bitfields: AO\_BC\_Arm.

#### AO BC Load

**bit:** 5 **type:** Strobe **in:** AO\_Command\_1\_Register **address:** 9

If the BC counter is disarmed, this bit loads the BC counter with the contents of the selected BC load register. If the BC counter is armed, writing to this bit has no effect. This bit is cleared automatically. Related bitfields: AO BC Arm, AO BC Initial Load Source.

## AO\_BC\_Load\_A

bits: <0..7> type: Write in: AO\_BC\_Load\_A\_Registers address: 44
bits: <0..15> type: Write in: AO\_BC\_Load\_A\_Registers address: 45

This bitfield is load register A for the BC counter. If load register A is the selected BC load register, the BC counter loads the value contained in this bitfield on AO\_BC\_Load and on BC\_TC. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related Bitfields: AO\_BC\_Next\_Load\_Source\_St, AO\_BC\_Load.

## AO BC Load B

bits: <0..7> type: Write in: AO\_BC\_Load\_B\_Registers address: 46
bits: <0..15> type: Write in: AO\_BC\_Load\_B\_Registers address: 47

This bitfield is load register B for the BC counter. If load register B is the selected BC load register, the BC counter loads the value contained in this bitfield on AO\_BC\_Load and on BC\_TC. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related Bitfields: AO\_BC\_Next\_Load\_Source\_St, AO\_BC\_Load.

#### **AO BC Next Load Source St**

bit: 1 type: Read in: AO\_Status\_2\_Register address: 6

This bit indicates the next load source of the BC counter:

0: Load register A.1: Load register B.

Note This bit is updated on counter reload.

# AO\_BC\_Q\_St

bit: 3 type: Read in: AO\_Status\_2\_Register address: 6

This field reflects the state of the BC control circuit:

0: WAIT1: CNT

See section 3.8, *Detailed Description*, for more information on the BC control circuit.

#### AO\_BC\_Reload\_Mode

bit: 1 type: Write in: AO\_Mode\_2\_Register address: 39

This bit selects the reload mode for the BC counter:

0: No automatic change of the BC load register.

1: The BC counter will switch load registers on BC\_TC.

You can use setting 1 in waveform staging to obtain a new buffer repetition count for each MISB.

## AO\_BC\_Save\_St

bit: 2 type: Read in: AO\_Status\_2\_Register address: 6

This bit indicates the status of the BC save register:

0: BC save register is tracing the counter.

1: BC save register is latched for later read.

Related bitfields: AO BC Save Trace.

## AO\_BC\_Save\_Trace

bit: 10 type: Write in: AO\_Command\_2\_Register address: 5

Setting this bit to 1 causes the BC save register to latch the BC counter value at the next BC\_CLK falling edge. Setting this bit to 0 causes the BC save register to trace the BC counter.

### AO BC Save Value

**bits:** <0..7> type: Read in: AO\_BC\_Save\_Registers address: 18 bits: <0..15> type: Read in: AO\_BC\_Save\_Registers address: 19

When AO\_BC\_Save\_Trace is 0, this bitfield reflects the contents of the BC counter. When you set AO BC Save Trace to 1, this bitfield synchronously latches the contents of the BC counter using the BC source. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related bitfields: AO BC Save Trace.

#### **AO BC Source Select**

bit: 4 type: Write in: AO Personal Register address: 78

This bit selects the BC counter source:

0: UPDATE

1: The internal signal UC TC

You should normally set this bit to 1. Setting 0 is not currently supported.

#### AO BC Switch Load On TC

bit: 4 in: AO Command 2 Register address: 5 type: Strobe

Setting this bit to 1 causes the BC counter to switch load registers at the next BC TC. This action is internally synchronized to the falling edge of the BC\_CLK. This bit is cleared automatically.

## **AO BC TC Error Confirm**

bit: 4 type: Strobe in: Interrupt B Ack Register address: 3

Setting this bit to 1 clears AO BC TC Error St. This bit is cleared automatically. Related bitfields: AO\_BC\_TC\_Error\_St.

## AO BC TC Error St

bit: 11 address: 3 type: Read in: AO Status 1 Register

This bit indicates the detection of a BC TC error:

0: No error.

1: Error.

A BC\_TC error occurs if AO\_BC\_TC\_Interrupt\_Ack is not set between two BC TCs. This allows you to detect large interrupt latencies and potential problems associated with them. To clear this bit, set AO BC TC Error Confirm to 1. Related bitfields:

AO\_BC\_TC\_Interrupt\_Ack, AO\_BC\_TC\_Error\_Confirm.

#### **AO BC TC Interrupt Ack**

bit: 8 type: Strobe in: Interrupt\_B\_Ack\_Register address: 3

Setting this bit to 1 clears AO\_BC\_TC\_St and acknowledges the BC\_TC interrupt request (in either interrupt bank) if the BC\_TC interrupt is enabled. This bit is cleared automatically. Related bitfields: AO BC TC St.

## AO BC TC Interrupt Enable

**bit:** 0 **type:** Write **in:** Interrupt\_B\_Enable\_Register **address:** 75

This bit enables the BC\_TC interrupt:

0: Disabled.1: Enabled.

BC\_TC interrupts are generated on the trailing edge of BC\_TC.

#### AO BC TC Second Irg Enable

**bit:** 0 **type:** Write **in:** Second\_Irq\_B\_Enable\_Register **address:** 76

This bit enables the BC\_TC interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

BC\_TC interrupts are generated on the trailing edge of BC\_TC.

#### AO\_BC\_TC\_St

bit: 7 type: Read in: AO\_Status\_1\_Register address: 3

This bit indicates whether the BC counter has reached TC:

0: No.

1: Yes.

This bit is set on the trailing edge of BC\_TC. You can clear this bit by setting AO\_BC\_TC\_Interrupt\_Ack to 1. Related bitfields: AO\_BC\_TC\_Interrupt\_Ack. Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

## AO\_BC\_TC\_Trigger\_Error\_Confirm

bit: 3 type: Strobe in: Interrupt B Ack Register address: 3

Setting this bit to 1 clears AO\_BC\_TC\_Trigger\_Error\_St. This bit is cleared automatically. Related bitfields: AO\_BC\_TC\_Trigger\_Error\_St.

# AO BC TC Trigger Error St

bit: 4 type: Read in: AO\_Status\_2\_Register address: 6

Chapter 3

This bit indicates the detection of a BC\_TC trigger error:

0: No error.

1: Error.

A BC\_TC trigger error occurs when a START1 trigger is received after the last BC\_TC of a staged waveform but before AO\_BC\_TC\_Interrupt\_Ack is set to 1. This allows you to detect triggers which arrive before completion of your ISR. You can clear this bit by setting AO\_BC\_TC\_Trigger\_Error\_Confirm to 1. Related bitfields: AO\_BC\_TC\_Interrupt\_Ack, AO\_BC\_TC\_Trigger\_Error\_Confirm.

#### **AO BC Write Switch**

**bit:** 0 **type:** Write **in:** AO\_Mode\_2\_Register **address:** 39

This bit enables the write switch feature of the BC load registers. Writes to BC load register A are:

0: Unconditionally directed to BC load register A.

1: Directed to the inactive BC load register.

## AO\_Configuration\_End

bit: 9 type: Strobe in: Joint\_Reset\_Register address: 72

This bit clears AO\_Configuration\_Start, which holds the analog output circuitry in reset to prevent glitches on the output pins during configuration. You should set this bit to 1 at the end of the configuration process of the analog output circuitry (excluding the UI2 counter). This bit is cleared automatically. Related bitfields: AO\_Configuration\_Start.

## AO\_Configuration\_Start

bit: 5 type: Strobe in: Joint\_Reset\_Register address: 72

This bit holds the analog output circuitry in reset to prevent glitches on the output pins during configuration. The following analog output circuits are affected:

- output circuits
- · counter control circuits
- · trigger circuits
- interrupt circuits

The following circuits are also affected:

- Interrupt B Ack Register
- Auto-acknowledge circuit for general-purpose counter 1.

You should set this bit to 1 at the beginning of the configuration process of the analog output circuitry (excluding the UI2 counter). By doing this, you ensure that no spurious glitches appear on the output pins and on the internal circuit components. If you do not set this bit to 1, the DAQ-STC may behave erroneously. You can clear this bit by setting AO\_Configuration\_End to 1. Related bitfields: AO\_Configuration\_End.

### **AO** Continuous

bit: 1 type: Write in: AO\_Mode\_1\_Register address: 38

This bit determines the behavior of the BC, UC, and UI counters during BC\_TC:

- 0: Counters will stop on BC\_TC.
- Counters will ignore BC\_TC. The counters remain armed and generate UPDATE
  pulses until an AO\_End\_On\_BC\_TC or AO\_End\_On\_UC\_TC command is given,
  until the AOTM is reset using AO\_Reset, or until an AO\_Trigger\_Once command
  is issued.

Related bitfields: AO\_End\_On\_BC\_TC, AO\_End\_On\_UC\_TC, AO\_Reset, AO\_Trigger\_Once.

## AO\_DACi\_Update\_Mode

i = 0 bit: 2 type: Write in: AO\_Command\_1\_Register address: 9 i = 1 bit: 4 type: Write in: AO\_Command\_1\_Register address: 9

This bit selects the update mode for the LDACi output signals:

- 0: Immediate update mode. LDACi outputs an inverted version of the DAC write signals (TMRDACWR and CPUDACWR).
- 1: Timed update mode. LDACi outputs the UPDATE or UPDATE2 signal. See AO\_LDACi \_Source\_Select.

Related bitfields: AO\_LDACi\_Source\_Select.

## **AO Delayed START1**

bit: 14 type: Write in: AO\_Trigger\_Select\_Register address: 67

This bit determines when the START1 trigger is used by the AOTM:

- 0: Use the START1 trigger immediately.
- 1: Delay the START1 trigger by synchronizing it to the BC source.

Set this bit to 1 in the master ASIC during master/slave trigger. The slave ASIC can then synchronize to the same clock as the master by triggering on the START1 signal that is output from the master.

## AO\_Disarm

**bit:** 13 **type:** Strobe **in:** AO\_Command\_1\_Register **address:** 9

Setting this bit to 1 asynchronously disarms the BC, UC, and UI counters. This command should be used only to disarm idle counters. To disarm non-idle counters, use AO\_Software\_Reset. This bit is cleared automatically.

Chapter 3

## **AO DMA PIO Control**

bit: 8 type: Write in: AO Personal Register address: 78

This bit selects the data interface mode:

- 0: FIFO data interface mode.
- 1: Unbuffered data interface mode.

You should set this bit to 0 on a board with an AO data FIFO. Set this bit to 1 on a board without an AO data FIFO. Refer to section 3.4.3, *Data Interfaces*, for more information on the data interface modes.

### AO End On BC TC

bit: 15 type: Strobe in: AO\_Command\_2\_Register address: 5

Setting this bit to 1 causes the BC, UC, and UI counters to be stopped but not disarmed at the next BC\_TC. You can use this bit to stop waveform generation in the continuous mode so that the AOTM will end up in a retriggerable state. This action is internally synchronized to the falling edge of the UC source. This bit is cleared automatically. Related bitfields: AO Continuous.

#### AO\_End\_On\_UC\_TC

bit: 14 type: Strobe in: AO\_Command\_2\_Register address: 5

Setting this bit to 1 causes the BC, UC, and UI counters to be disarmed at the next UC\_TC. You can use this bit to stop waveform generation in the continuous mode. This action is internally synchronized to the falling edge of the UC source. This bit is cleared automatically. Related bitfields: AO Continuous.

## AO\_Error\_Interrupt\_Ack

bit: 13 type: Strobe in: Interrupt\_B\_Ack\_Register address: 3

Setting this bit to 1 clears AO\_Overrun\_St and acknowledges the Error interrupt request (in either interrupt bank) if the Error interrupt is enabled. This bit is cleared automatically. Related bitfields: AO Overrun St.

## AO\_Error\_Interrupt\_Enable

bit: 5 type: Write in: Interrupt B Enable Register address: 75

This bit enables the Error interrupt:

0: Disabled.1: Enabled.

The Error interrupt is generated on the detection of an overrun error condition.

## AO\_Error\_Second\_Irq\_Enable

bit: 5 type: Write in: Second\_Irq\_B\_Enable\_Register address: 76

This bit enables the Error interrupt in the secondary interrupt bank:

0: Disabled.1: Enabled.

The Error interrupt is generated on the detection of an overrun error condition.

#### **AO External Gate Enable**

bit: 15 type: Write in: AO\_Output\_Control\_Register address: 86

Setting this bit to 1 enables external gating for the primary analog output group, excluding UI2.

This bit is not supported on the first revision of the DAQ-STC, and must be set to 0. See Appendix D, *DAQ-STC Revision History*, for DAQ-STC revision information.

#### AO\_External\_Gate\_Polarity

bit: 3 type: Write in: AO\_Output\_Control\_Register address: 86

This bit selects the polarity of the primary analog output external gate signal:

- 0: Active high (high enables operation).
- 1: Active low (low enables operation).

This bit is not supported on the first revision of the DAQ-STC, and must be set to 0. See Appendix D, *DAQ-STC Revision History*, for DAQ-STC revision information.

## AO\_External\_Gate\_Select

bits: <10..14> type: Write in: AO Output Control Register address: 86

This bit enables and selects the external gate:

- 0: External gate disabled.
- 1-10: PFI<0..9>.
- 11-17: RTSI TRIGGER<0..6>.
  - 31: Logic low.

This bit is not supported on the first revision of the DAQ-STC, and must be set to 0. See Appendix D, *DAQ-STC Revision History*, for DAQ-STC revision information.

#### AO\_External\_Gate\_St

bit: 11 type: Read in: Joint\_Status\_1\_Register address: 27

This bit indicates whether the external gate and software gate are set to enable waveform generation:

- 0: Pause analog output operation.
- 1: Enable analog output operation.

This bit is not supported on the first revision of the DAQ-STC. See Appendix D, *DAQ-STC Revision History* for DAQ-STC revision information.

#### AO Fast CPU

**bit:** 13 **type:** Write **in:** AO\_Personal\_Register **address:** 78

This bit determines how long the DAQ-STC deasserts CHRDY\_OUT following the assertion of CPUDACREQ during CPU-driven analog output:

- 0: Until the end of CPUDACWR.
- 1: Until the start of CPUDACWR.

Select option 0 for slow CPU interfaces and option 1 for fast CPU interfaces.

Note

This bit also determines how long the DAQ-STC deasserts CHRDY\_OUT following the assertion of AOFEF during DAQ-STC-driven analog output in the unbuffered data interface mode.

## AO\_FIFO\_Empty\_St

bit: 12 type: Read in: AO\_Status\_1\_Register address: 3

This bit reflects the state of the AOFEF input signal (after the polarity selection), which indicates the data FIFO status:

- 0: Not empty.
- 1: Empty.

Related bitfields: AO\_FIFO\_Flags\_Polarity.

## AO\_FIFO\_Enable

bit: 10 type: Write in: AO\_Personal\_Register address: 78

This bit enables the TMRDACWR output signal to generate pulses after each UPDATE:

- 0: Disabled.
- 1: Enabled.

You should set this bit to 0 if there is no data FIFO on your board. In this case, you can use TMRDACWR as a DMA request. Related bitfields: AO\_DMA\_PIO\_Control.

## AO\_FIFO\_Flags\_Polarity

bit: 11 type: Write in: AO\_Personal\_Register address: 78

This bit selects the polarity of the data FIFO flags (input signals AOFFF, AOFHF, and AOFEF):

0: Active low.

1: Active high.

Related bitfields: AO\_FIFO\_Full\_St, AO\_FIFO\_Half\_Full\_St, AO\_FIFO\_Empty\_St.

#### AO FIFO Full St

bit: 14 type: Read in: AO\_Status\_1\_Register address: 3

This bit reflects the state of the AOFFF input signal (after the polarity selection), which indicates the data FIFO status:

0: Not full.

1: Full.

Related bitfields: AO\_FIFO\_Flags\_Polarity.

#### AO\_FIFO\_Half\_Full\_St

bit: 13 type: Read in: AO\_Status\_1\_Register address: 3

This bit reflects the state of the AOFHF input signal (after the polarity selection), which indicates the data FIFO status:

0: Half-full or less.

1: More than half-full.

Related bitfields: AO\_FIFO\_Flags\_Polarity.

Note

The operation of this bit is similar to AI\_FIFO\_Half\_Full\_St in the analog input section. In analog input, however, the FIFO requires service when it is MORE than half-full. In analog output, the FIFO requires service when it is HALF FULL OR LESS. For this reason, the analog input and analog output ISRs must check for opposite values when deciding on interrupt servicing.

## AO FIFO Interrupt Enable

bit: 8 type: Write in: Interrupt B Enable Register address: 75

This bit enables the FIFO interrupt:

0: Disabled.

1: Enabled.

The FIFO interrupt is generated on the FIFO condition indicated by AO\_FIFO\_Mode. Related bitfields: AO\_FIFO\_Mode.

### **AO FIFO Mode**

bits: <14..15> type: Write in: AO\_Mode\_2\_Register address: 39

This bitfield selects the data FIFO condition on which to generate the DMA request (output signal AOFREQ) or FIFO interrupt:

- 0: On empty FIFO.
- 1: On half-full or less FIFO.
- 2: On less than full FIFO.
- 3: Generate on half-full or less FIFO, but keep asserted until FIFO is full.

Related bitfields: AO\_FIFO\_Interrupt\_Enable, AO\_FIFO\_Second\_Irq\_Enable, AO\_AOFREQ\_Enable.

## AO\_FIFO\_Request\_St

bit: 1 type: Read in: AO\_Status\_1\_Register address: 3

This bit indicates the status of the DMA request (output signal AOFREQ) and FIFO interrupt:

- 0: Not asserted.
- 1: Asserted.

AO\_FIFO\_Mode selects the condition on which to generate the DMA request and FIFO interrupt. Related bitfields: AO\_FIFO\_Mode.

## AO\_FIFO\_Retransmit\_Enable

bit: 13 type: Write in: AO\_Mode\_2\_Register address: 39

This bit enables the local buffer mode:

- 0: Disabled.
- 1: Enabled.

In the local buffer mode, the contents of the data FIFO are regenerated when the FIFO empties. The AOTM accomplishes this by pulsing the AOFFRT signal when the FIFO empty condition is indicated the AOFEF. You can use the local buffer mode when the FIFO is large enough to hold the whole waveform to be generated and the waveform does not vary in time.

## AO\_FIFO\_Second\_Irq\_Enable

bit: 8 type: Write in: Second\_Irq\_B\_Enable\_Register address: 76

This bit enables the FIFO interrupt in the secondary interrupt bank:

- 0: Disabled.
- 1: Enabled.

The FIFO interrupt is generated on the FIFO condition indicated by AO\_FIFO\_Mode. Related bitfields: AO\_FIFO\_Mode.

#### **AO Interval Buffer Mode**

bit: 3 type: Write in: AO\_Personal\_Register address: 78

This bit enables the insertion of a delay between two buffers:

0: Disabled.1: Enabled.

This bitfield is currently not supported, and it must be set to 0.

#### AO LDACi Source Select

i = 0bit: 1type: Writein: AO\_Command\_1\_Registeraddress: 9i = 1bit: 3type: Writein: AO\_Command\_1\_Registeraddress: 9

If AO\_DACi\_Update\_Mode is 1, this bit determines the output signal for the pin LDACi.

0: LDAC*i* will output UPDATE.1: LDAC*i* will output UPDATE2.

Related bitfields: AO\_DACi\_Update\_Mode.

## AO\_Multiple\_Channels

bit: 5 type: Write in: AO Mode 1 Register address: 38

This bit enables multiple output channel support:

0: Disabled.

1: Enabled.
Related bitfields: AO\_Number\_Of\_Channels.

## AO\_Mute\_A

bit: 2 type: Write in: AO\_Command\_2\_Register address: 5

This bit determines whether the programmed buffer is a mute buffer:

- 0: Normal buffer.
- 1: Mute buffer.

Set this bit to 0 if you want UPDATE and related signals to be generated while the BC counter is using load register A as the active load register. Set this bit to 1 if you want the DAQ-STC to suppress UPDATE and related signals while the BC counter is using load register A as the active load register. You can use the mute operation to obtain a pause between two real waveforms. You must set the AO\_Mute\_A bit to the correct value before the BC counter begins using load register A.

#### AO Mute B

bit: 3 type: Write in: AO\_Command\_2\_Register address: 5

This bit determines whether the programmed load register buffer is a mute buffer:

- 0: Normal buffer.
- 1: Mute buffer.

Set this bit to 0 if you want UPDATE and related signals to be generated while the BC counter is using load register B as the active load register. Set this bit to 1 if you want the DAQ-STC to suppress UPDATE and related signals while the BC counter is using load register B as the active load register. You can use the mute operation to obtain a pause between two real waveforms. You must set the AO\_Mute\_B bit to the correct value before the BC counter begins using load register B.

### AO\_Not\_An\_UPDATE

bit: 2 type: Write in: AO\_Mode\_3\_Register address: 70

Setting and then clearing this bit causes the generation of an appropriate number of TMRDACWR pulses without generating any UPDATE pulses. DAC address lines (AO\_ADDR<0..3>) will also be affected, if appropriate. You should use this bit during the AO configuration phase in the programming sequence to load the first point of the buffer into the DACs.

Note

For the TMRDACWR pulses to be generated, AO\_FIFO\_Enable must be set to 1 and the data FIFO must contain data.

If the analog output section is in external update mode the AO\_Overrun\_St bit may be set after toggling the AO\_Not\_An\_UPDATE bit high and low. After toggling the AO\_Not\_An\_UPDATE bit, wait for the AO\_TMRDACWRs\_In\_Progress\_St bit to be cleared, then set the AO\_Error\_Interrupt\_Ack to clear the AO\_Overrun\_St bit.

This bit is NOT cleared automatically.

## AO\_Number\_Of\_Channels

bits: <6..9> type: Write in: AO\_Output\_Control\_Register address: 86

If AO\_Multiple\_Channels is set to 1, this bitfield determines the number of analog output channels that will be written:

0–15: Output channels 0 through the selected number will be written.

If AO\_Multiple\_Channels is set to 0, this bitfield determines the number of the single analog output channel that will be written:

0–15: Output channel 0-15 will be written.

Related bitfields: AO Multiple Channels.

## AO\_Number\_Of\_DAC\_Packages

bit: 14 type: Write in: AO\_Personal\_Register address: 78

This bit selects the DAC mode:

0: Dual-DAC mode.

1: Single-DAC mode.

The pins DACWR<0..1> pulse on each TMRDACWR and CPUDACWR. In the dual-DAC mode, DACWR0 pulses on every write and DACWR1 is not used. In the single-DAC mode, DACWR0 pulses when a write occurs to an even channel and DACWR1 pulses when a write occurs to an odd channel. If you are using the DAQ-STC on a device with two DACs in individual packages, set this bit to 1. When you make this selection, you can use pins DACWR0 and DACWR1. In all other cases, set this bit to 0. When you choose this option, you should use pin DACWR0 only. Refer to section 3.4.2, *DAC Interface*, for more information on DAC modes.

## AO\_Output\_Divide\_By\_2

bit: 5 type: Write in: Clock\_and\_FOUT\_Register address: 56

This bit determines the frequency of the internal timebase AO\_OUT\_TIMEBASE:

0: Same as IN TIMEBASE.

1: IN\_TIMEBASE divided by 2.

## AO\_Overrun\_St

bit: 9 type: Read in: AO\_Status\_1\_Register address: 3

This bit indicates the detection of an overrun error:

0: No error.

1: Error.

An overrun error occurs when an UPDATE command is issued to a DAC that was not loaded with data. This bit can be cleared by setting AO\_Error\_Interrupt\_Ack to 1. Related bitfields: AO Error Interrupt Ack.

#### Note

This bit may incorrectly indicate that an error occurred after the end of a waveform generation sequence if there is no more data in the buffer. You can avoid this false error by transferring one more point of data to the board than the waveform generation requires.

## AO\_Reset

bit: 1 type: Strobe in: Joint\_Reset\_Register address: 72

Setting this bit to 1 resets the following registers to their power-on state:

AO Command 1 Register

AO\_Command\_2\_Register

AO Interrupt Control Register

AO Mode 1 Register

AO Mode 2 Register

- AO\_Mode\_3\_Register
- AO\_Output\_Control\_Register
- AO Personal Register
- AO\_START\_Select\_Register
- AO\_Trigger\_Select\_Register

Setting this bit to 1 also clears all of the status bits and interrupts related to analog output, except those associated with the data FIFO. This bit is cleared automatically.

### **AO Software Gate**

bit: 1 type: Write in: AO\_Mode\_3\_Register address: 70

This bit controls the software gate, which you can use to pause an analog output operation:

- 0: Enable operation.
- 1: Pause operation.

This bit is not supported on the first revision of the DAQ-STC, and must be set to 0. See Appendix D, *DAQ-STC Revision History*, for DAQ-STC revision information.

## AO\_Source\_Divide\_By\_2

bit: 4 type: Write in: Clock\_and\_FOUT\_Register address: 56

This bit determines the frequency of the internal timebase AO\_IN\_TIMEBASE1:

- 0: Same as IN\_TIMEBASE.
- 1: IN\_TIMEBASE divided by two.

## AO\_START\_Edge

**bit:** 5 **type:** Write **in:** AO\_START\_Select\_Register **address:** 66

This bit enables edge detection of the START trigger:

- 0: Disabled.
- 1: Enabled.

This bit is currently not supported, and it must be set to 0.

## AO\_START\_Interrupt\_Ack

**bit:** 11 **type:** Strobe **in:** Interrupt\_B\_Ack\_Register **address:** 3

Setting this bit to 1 clears AO\_START\_St and acknowledges the START interrupt (in either interrupt bank) if the START interrupt is enabled. This bit is cleared automatically. This bitfield is not currently supported.

## AO\_START\_Interrupt\_Enable

bit: 3 type: Write in: Interrupt B Enable Register address: 75

This bit enables the START interrupt:

0: Disabled.1: Enabled.

This bit is currently not supported, and it must be set to 0.

## AO\_START\_Polarity

**bit:** 13 **type:** Write **in:** AO\_START\_Select\_Register **address:** 66

This bit determines the polarity of the START trigger:

0: Active high or rising edge.

1: Active low or falling edge.

This bit is currently not supported, and it must be set to 0.

#### AO\_START\_Pulse

bit: 14 type: Strobe in: AO Command 1 Register address: 9

Setting this bit to 1 sends a START trigger to the counters if the START software strobe is selected (AO\_START\_Select is set to 0). This bit is cleared automatically. This bitfield is currently not supported, and it must be set to 0. Related bitfields: AO\_START\_Select.

## AO\_START\_Second\_Irq\_Enable

**bit:** 3 **type:** Write **in:** Second\_Irq\_B\_Enable\_Register **address:** 76

This bit enables the START interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

This bit is currently not supported, and it must be set to 0.

## AO\_START\_Select

bits:<0..4> type: Write in: AO\_START\_Select\_Register address: 66

This bitfield selects the START trigger:

0: Bitfield AO START Pulse or alternate UC TC.

1-10: PFI<0..9>.

11-17: RTSI\_TRIGGER<0..6>.

31: Logic low.

This bitfield is currently not supported, and it must be set to 0.

## **AO START St**

bit: 10 type: Read in: AO\_Status\_1\_Register address: 3

Chapter 3

This bit indicates that a valid START signal has been received by the AOTM:

0: No. 1: Yes.

This bit is currently not supported, and its setting is undefined.

## AO\_Start\_Stop\_Gate\_Enable

bit: 13 type: Write in: AO\_Command\_2\_Register address: 5

This bit enables the start/stop gate:

0: Disabled.

1: Enabled.

This bit is currently not supported, and it must be set to 0.

## AO\_Start\_Stop\_Gate\_St

bit: 7 type: Read in: Joint\_Status\_1\_Register address: 27

This bit indicates the status of the start/stop gate, if start/stop gating is enabled.

0: Inactive gate.

1: Active gate.

This bit is currently not supported, and its setting is undefined.

## AO\_START\_Sync

**bit:** 6 **type:** Write **in:** AO\_START\_Select\_Register **address:** 66

This bit enables internal synchronization of the START trigger:

0: Disabled.

1: Enabled.

This bit is currently not supported, and it must be set to 0.

## AO\_START1\_Disable

bit: 12 type: Write in: AO\_Mode\_2\_Register address: 39

This bit disables recognition of the START1 trigger:

0: Enabled.

1: Disabled.

You should use this bit if you want the same START1 trigger to start several activities. First, disable START1 by setting this bit to 1; do the necessary programming on all DAQ-STCs, then enable START1 by setting this bit to 0.

#### **AO START1 Edge**

**bit:** 5 **type:** Write **in:** AO\_Trigger\_Select\_Register **address:** 67

This bit enables edge detection of the START1 trigger:

0: Disabled.1: Enabled.

This bit should normally be set to 1. Set this bit to 1 if AO\_START1\_Select is 0. Set this bit to 0 if the ASIC is a START1 slave to another DAO-STC.

## AO\_START1\_Interrupt\_Ack

**bit:** 9 **type:** Strobe **in:** Interrupt\_B\_Ack\_Register **address:** 3

Setting this bit to 1 clears AO\_START1\_St and acknowledges the START1 interrupt request (in either interrupt bank) if the START1 interrupt is enabled. This bit is cleared automatically. Released bitfields: AO\_START1\_St.

### **AO START1 Interrupt Enable**

**bit:** 1 **type:** Write **in:** Interrupt\_B\_Enable\_Register **address:** 75

This bit enables the START1 interrupt:

0: Disabled.

1: Enabled.

The START1 interrupt is generated on valid START1 triggers received by the DAQ-STC. A valid START1 trigger is one that is received while the BC counter is armed and in the WAIT1 state.

## AO\_START1\_Polarity

**bit:** 13 **type:** Write **in:** AO\_Trigger\_Select\_Register **address:** 67

This bit determines the polarity of START1 trigger:

0: Active high or rising edge.

1: Active low or falling edge.

Set this bit to 0 if AO START1 Select is set to 0.

## AO\_START1\_Pulse

bit: 0 type: Strobe in: AO Command 2 Register address: 5

Setting this bit to 1 sends a START1 trigger to the BC, UC, and UI counters if the START1 software strobe is selected (AO\_START1\_Select is set to 0). This bit is cleared automatically. Related bitfields: AO\_START1\_Select.

## AO START1 Second Irg Enable

bit: 1 type: Write in: Second\_Irq\_B\_Enable\_Register address: 76

Chapter 3

This bit enables the START1 interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

The START1 interrupt is generated on valid START1 triggers received by the DAQ-STC. A valid START1 trigger is one that is received while the BC counter is armed and in the WAIT1 state.

#### AO\_START1\_Select

bits: <0..4> type: Write in: AO\_Trigger\_Select\_Register address: 67

This bitfield selects the START1 trigger:

0: Bitfield AO\_START1\_Pulse.

1-10: PFI<0..9>.

11-17: RTSI TRIGGER<0..6>.

19: The internal analog input signal START1.

31: Logic low.

Related bitfields: AO\_START1\_Pulse.

#### **AO START1 St**

bit: 8 type: Read in: AO\_Status\_1\_Register address: 3

This bit indicates that a valid START1 trigger has been received by the DAO-STC:

0: No.

1: Yes.

A valid START1 trigger is one that is received while the BC counter is armed and in the WAIT1 state. You can clear this bit by setting AO\_START1\_Interrupt\_Ack to 1. Related bitfields: AO\_BC\_Arm, AO\_START1\_Interrupt\_Ack. Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

## AO\_START1\_Sync

**bit:** 6 **type:** Write **in:** AO\_Trigger\_Select\_Register **address:** 67

This bit enables internal synchronization of the START1 trigger to the BC source:

0: Disabled.

1: Enabled.

## AO\_STOP\_Interrupt\_Ack

bit: 12 type: Strobe in: Interrupt B Ack Register address: 3

Setting this bit to 1 clears AO\_STOP\_St and acknowledges the STOP interrupt request (in either interrupt bank) if the STOP interrupt is enabled. This bit is cleared automatically. This bit is currently not supported, and it must be set to 0. Related bitfields: AO\_STOP\_St.

## AO\_STOP\_Interrupt\_Enable

bit: 4 type: Write in: Interrupt\_B\_Enable\_Register address: 75

This bit enables the STOP interrupt:

0: Disabled.1: Enabled.

This bit is currently not supported, and it must be set to 0.

## AO\_Stop\_On\_BC\_TC\_Error

bit: 3 type: Write in: AO Mode 3 Register address: 70

This bit determines whether analog output timing will stop when a BC\_TC error occurs:

- 0: Continue on BC\_TC error.
- 1: Stop on BC\_TC error.

AO\_BC\_TC\_Error\_St will be set in either case. Related bitfields: AO\_BC\_TC\_Error\_St.

## AO\_Stop\_On\_BC\_TC\_Trigger\_Error

bit: 4 type: Write in: AO\_Mode\_3\_Register address: 70

This bit determines whether analog output timing will stop when a BC\_TC trigger error occurs:

- 0: Continue on BC\_TC trigger error.
- 1: Stop on BC\_TC trigger error.

AO\_BC\_TC\_Trigger\_Error\_St will be set in either case. Related bitfields:

AO\_BC\_TC\_Trigger\_Error\_St.

## AO\_Stop\_On\_Overrun\_Error

**bit:** 5 **type:** Write **in:** AO\_Mode\_3\_Register **address:** 70

This bit determines whether analog output timing will stop when an overrun error occurs. If this bit is set and an overrun error is detected, the update pulses will be masked off until the overrun error is cleared by the AO Error Interrupt Ack bit.

- 0: Continue on overrun error.
- 1: Stop on overrun error.

AO\_Overrun\_St will be set in either case. Related bitfields: AO\_Overrun\_St.

Note

In the case of maximum rate timing, where the last TMRDACWR is being deasserted at the same time that the next UPDATE is being asserted, the UPDATE pulse may be masked off. Although this is not an error condition, and the AO\_Overrun\_St bit will not be set, that specific UPDATE pulse may be blocked.

bit: 4 type: Write in: Second\_Irq\_B\_Enable\_Register address: 76

Chapter 3

This bit enables the STOP interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

This bit is currently not supported, and it must be set to 0.

#### AO STOP St

bit: 2 type: Read in: Joint\_Status\_2\_Register address: 29

This bit indicates that a valid STOP trigger has been received by the AOTM:

0: No.

1: Yes.

This bit is currently not supported, and its setting is undefined.

## AO\_TMRDACWRs\_In\_Progress\_St

bit: 5 type: Read in: Joint Status 2 Register address: 29

This bit indicates whether the TMRDACWR sequence initiated by an UPDATE or by setting AO\_Not\_An\_UPDATE to 1 has completed:

0: Completed.

1: n progress.

You can poll this bit if you want to wait on the DAC loading before arming the analog output counters.

## **AO TMRDACWR Pulse Width**

bit: 12 type: Write in: AO\_Personal\_Register address: 78

This bit selects the pulsewidth of the TMRDACWR, CPUDACWR, and DACWR<0..1> signals:

0: 3 AO\_OUT\_TIMEBASE periods.

1: 2 AO OUT TIMEBASE periods.

## AO\_Trigger\_Length

**bit:** 11 **type:** Write **in:** AO\_Mode\_3\_Register **address:** 70

This bit selects the signal appearing on the bidirectional pin PFI6/AO\_START1 when the pin is configured for output:

0: Output the internal signal DA START1.

1: Output the internal signal DA\_ST1ED after it has been pulse stretched to be 1–2 AO\_OUT\_TIMEBASE periods long.

#### **AO** Trigger Once

bit: 0 type: Write in: AO\_Mode\_1\_Register address: 38

Setting this bit to 1 causes the analog output timing sequence to stop on BC\_TC. The BC, UC, and UI counters are disarmed at this time. This bit is cleared automatically.

#### AO UC Arm

bit: 8 type: Strobe in: AO\_Command\_1\_Register address: 9

This bit arms the UC counter. The counter remains armed, and the bit remains set, until it is disarmed either by hardware or by setting AO\_Disarm to 1. Related bitfields: AO UC Armed St. AO Disarm.

## AO\_UC\_Armed\_St

bit: 14 type: Read in: AO\_Status\_2\_Register address: 6

This bit indicates whether the UC counter is armed:

0: Disarmed.

1: Armed.

Related bitfields: AO\_UC\_Arm.

#### **AO UC Initial Load Source**

bit: 11 type: Write in: AO\_Mode\_2\_Register address: 39

If the UC counter is disarmed, this bit selects the initial UC load register:

0: Load register A.1: Load register B.

If the UC counter is armed, writing to this bit has no effect. Related bitfields: AO UC Arm.

## AO\_UC\_Load

bit: 7 type: Strobe in: AO Command 1 Register address: 9

If the UC counter is disarmed, this bit loads the UC counter with the contents of the selected UC load register (A or B). If the UC counter is armed, writing to this bit has no effect. This bit is cleared automatically. Related bitfields: AO\_UC\_Initial\_Load\_Source.

## AO UC Load A

bits: <0..7> type: Write in: AO\_UC\_Load\_A\_Registers address: 48
bits: <0..15> type: Write in: AO\_UC\_Load\_A\_Registers address: 49

This bitfield is load register A for the UC counter. If load register A is the selected UC load register, the UC counter loads the value contained in this bitfield on AO\_UC\_Load and on UC\_TC. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related bitfields: AO\_UC\_Next\_Load\_Source\_St, AO\_UC\_Load.

### AO UC Load B

bits: <0..7>type: Writein: AO\_UC\_Load\_B\_Registersaddress: 50bits: <0..15>type: Writein: AO\_UC\_Load\_B\_Registersaddress: 51

This bitfield is load register B for the UC counter. If load register B is the selected UC load register, the UC counter loads the value contained in this bitfield on AO\_UC\_Load and on UC\_TC. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related bitfields: AO\_UC\_Next\_Load\_Source\_St, AO\_UC\_Load.

## AO\_UC\_Next\_Load\_Source St

bit: 15 type: Read in: AO\_Status\_2\_Register address: 6

This bit indicates the next load source of the UC counter:

0: Load register A.

1: Load register B.

### AO UC Q St

bit: 14 type: Read in: Joint\_Status\_1\_Register address: 27

This bit reflects state of the UC control circuit.

0: WAIT.

1: CNT.

See section 3.8, *Detailed Description*, for more information on the UC control circuit.

## AO UC Save St

bit: 7 type: Read in: AO Status 2 Register address: 6

This bit indicates the status of the UC save register:

0: UC save register is tracing the counter.

1: UC save register is latched for later read.

## AO\_UC\_Save\_Trace

bit: 12 type: Write in: AO\_Command\_2\_Register address: 5

Setting this bit to 1 causes the UC save register to latch the UC counter value at the next UC\_CLK falling edge. Setting this bit to 0 causes the UC save register to trace the UC counter.

#### **AO UC Save Value**

bits: <0..7> type: Write in: AO\_UC\_Save\_Registers address: 20 bits: <0..15> type: Write in: AO\_UC\_Save\_Registers address: 21

**bits:** <0..15> **type:** Write **in:** AO\_UC\_Save\_Registers **address:** 21 When AO\_UC\_Save\_Trace is 0, this bitfield reflects the contents of the UC counter. When

you set AO\_UC\_Save\_Trace to 1, this bitfield synchronously latches the contents of the UC counter using the UC source. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related bitfields: AO\_UC\_Save\_Trace.

## AO\_UC\_Switch\_Load\_Every\_BC\_TC

**bit:** 12 **type:** Write **in:** AO\_Mode\_3\_Register **address:** 70

This bit enables the UC counter to switch load registers on BC\_TC:

0: Disabled.1: Enabled.

## AO\_UC\_Switch\_Load\_Every\_TC

bit: 2 type: Write in: AO\_Mode\_1\_Register address: 38

This bit enables the UC counter to switch load register on UC TC:

0: Disabled.1: Enabled.

#### AO UC Switch Load On BC TC

bit: 6 type: Strobe in: AO Command 2 Register address: 5

Setting this bit to 1 causes the UC counter to switch load registers at the next BC\_TC. This action is internally synchronized to the falling edge of the UC\_CLK. This bit is cleared automatically.

## AO\_UC\_Switch\_Load\_On\_TC

bit: 5 type: Strobe in: AO\_Command\_2\_Register address: 5

Setting this bit to 1 causes the UC counter to switch load registers at the next UC\_TC. This action is internally synchronized to the falling edge of the UC\_CLK. This bit is cleared automatically.

## AO\_UC\_TC\_Interrupt\_Ack

**bit:** 7 **type:** Strobe **in:** Interrupt\_B\_Ack\_Register **address:** 3

Setting this bit to 1 clears AO\_UC\_TC\_St and acknowledges the UC\_TC interrupt request (in either interrupt bank) if the UC\_TC interrupt is enabled. This bit is cleared automatically. Related bitfields: AO\_UC\_TC\_St.

## AO\_UC\_TC\_Interrupt\_Enable

**bit:** 6 **type:** Write **in:** Interrupt\_B\_Enable\_Register **address:** 75

This bit enables the UC\_TC interrupt:

0: Disabled.

1: Enabled.

UC\_TC interrupts are generated on the leading edge of UC\_TC.

## AO\_UC\_TC\_Second\_Irq\_Enable

**bit:** 6 **type:** Write **in:** Second\_Irq\_B\_Enable\_Register **address:** 76

This bit enables the UC\_TC interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

UC\_TC interrupts are generated at the leading edge of UC\_TC.

## AO\_UC\_TC\_St

bit: 6 type: Read in: AO Status 1 Register address: 3

This bit indicates whether the UC counter has reached TC:

0: No

1: Yes.

To clear this bit, set AO\_UC\_TC\_Interrupt\_Ack to 1. Related bitfields:

AO\_UC\_TC\_Interrupt\_Ack. Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

## AO\_UC\_Write\_Switch

bit: 10 type: Write in: AO\_Mode\_2\_Register address: 39

This bit enables the write switch feature of the UC load registers. Writes to UC load register A are:

0: Unconditionally directed to UC load register A.

1: Directed to the inactive UC load register.

#### AO UI Arm

bit: 10 type: Strobe in: AO\_Command\_1\_Register address: 9

Setting this bit to 1 arms the UI counter. The counter remains armed, and the bit remains set, until it is disarmed either by hardware or by setting AO\_Disarm to 1. Related bitfields: AO\_UI\_Arm, AO\_Disarm.

### **AO UI Armed St**

bit: 5 type: Read in: AO\_Status\_2\_Register address: 6

This bit indicates whether the UI counter is armed:

0: Disarmed.

1: Armed.

Related bitfields: AO\_UI\_Arm.

#### **AO UI Count Enabled St**

bit: 8 type: Read in: AO\_Status\_2\_Register address: 6

If the UI counter is armed, this bit indicates whether the UI counter is enabled to count:

0: No.

1: Yes.

If the counter is disarmed, this bit should be ignored.

## AO\_UI\_Initial\_Load\_Source

oit: 7 type: Write in: AO\_Mode\_2\_Register address: 39

If the UI counter is disarmed, this bit selects the initial UI load register:

0: Load register A.

1: Load register B.

If the UI counter is armed, writing to this bit has no effect. Related bitfields: AO\_UI\_Arm.

## AO\_UI\_Load

bit: 9 type: Strobe in: AO Command 1 Register address: 9

If the UI counter is disarmed, this bit loads the UI counter with the contents of the selected UI load register (A or B). If the UI counter is armed, writing to this bit has no effect. This bit is cleared automatically.

## AO\_UI\_Load\_A

bits: <0..7> type: Write in: AO\_UI\_Load\_A\_Registers address: 40 bits: <0..15> type: Write in: AO\_UI\_Load\_A\_Registers address: 41

This bitfield is load register A for the UI counter. If load register A is the selected UI load register, the UI counter loads the value contained in this bitfield on AO\_UI\_Load and on UI\_TC. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related bitfields: AO\_UI\_Next\_Load\_Source\_St, AO\_UI\_Load.

## AO UI Load B

bits: <0..7>type: Writein: AO\_UI\_Load\_B\_Registersaddress: 42bits: <0..15>type: Writein: AO\_UI\_Load\_B\_Registersaddress: 43

This bitfield is load register B for the UI counter. If load register B is the selected UI load register, the UI counter loads the value contained in this bitfield on AO\_UI\_Load and on UI\_TC. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related bitfields: AO\_UI\_Next\_Load\_Source\_St, AO\_UI\_Load.

#### **AO UI Next Load Source St**

bit: 6 type: Read in: AO\_Status\_2\_Register address: 6

This bit indicates the next load source of the UI counter:

0: Load register A.

1: Load register B.

#### AO\_UI\_Q\_St

bit: 9 type: Read in: AO\_Status\_2\_Register address: 6

This field reflects the state of the UI control circuit:

0: WAIT.

1: CNT.

See section 3.8, *Detailed Description*, for more information on the UI control circuit.

## **AO UI Reload Mode**

bits: <4..6> type: Write in: AO Mode 2 Register address: 39

This bitfield selects the reload mode for the UI counter:

- 0: No automatic change of the UI load register.
- 4: Alternate first period on STOP. Use this setting to make the time interval between the START trigger and the first UPDATE pulse different from the remaining update intervals.
- 5: Switch load register on STOP. Use this setting to synchronously change the update interval at each STOP.
- 6: Alternate first period on BC\_TC. Use this setting to make the time interval between the START1 trigger and the first UPDATE pulse different from the remaining update intervals.
- 7: Switch load register on BC\_TC. Use this setting to synchronously change the update interval at each BC\_TC. This is convenient for staged analog output operation.

#### **AO UI Save Value**

bits: <0..7> type: Read in: AO\_UI\_Save\_Registers address: 16
bits: <0..15> type: Read in: AO\_UI\_Save\_Registers address: 17

This bitfield reflects the contents of the UI counter. Reading from this bitfield while the UI counter is counting may result in an erroneous value. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address.

## AO\_UI\_Source\_Polarity

bit: 3 type: Write in: AO\_Mode\_1\_Register address: 38

This bit selects the active edge of the UI source (the signal that is selected by AO\_UI\_Source\_Select):

0: Rising edge.

1: Falling edge.

Related bitfields: AI\_UI\_Source\_Select.

### **AO UI Source Select**

bits: <6..10> type: Write in: AO\_Mode\_1\_Register address: 38

This bitfields selects the UI source:

0: The internal signal AO\_IN\_TIMEBASE1.

1-10: PFI<0..9>.

11-17: RTSI TRIGGER<0..6>.

19: The internal signal IN\_TIMEBASE2.

31: Logic low.

Related bitfields: AO\_UI\_Source\_Polarity.

## AO\_UI\_Switch\_Load\_On\_BC\_TC

bit: 9 type: Strobe in: AO Command 2 Register address: 5

Setting this bit to 1 causes the UI counter to switch load registers at the next BC\_TC. This action is internally synchronized to the falling edge of the UI\_CLK. You can use this bit to change the update rate during waveform generation at the end of the current MISB. This bit is cleared automatically.

## AO\_UI\_Switch\_Load\_On\_Stop

bit: 8 type: Strobe in: AO Command 2 Register address: 5

Setting this bit to 1 causes the UI counter to switch load registers upon receiving a STOP trigger. This action is internally synchronized to the falling edge of the UI\_CLK. This bit is cleared automatically. This bitfield is currently not supported, and it must be set to 0.

#### **AO UI Switch Load On TC**

bit: 7 type: Strobe in: AO\_Command\_2\_Register address: 5

Chapter 3

Setting this bit to 1 causes the UI counter to switch the load registers at the next UI\_TC. This action is internally synchronized to the falling edge of the UI\_CLK. You can use this bit to change the update rate during waveform generation at the end of the current buffer. This bit is cleared automatically.

#### AO\_UI\_Write\_Switch

bit: 3 type: Write in: AO\_Mode\_2\_Register address: 39

This bit enables the write switch feature of the UI load registers. Writes to UI load register A are:

0: Unconditionally directed to the UI load register A.

1: Directed to the inactive UI load register.

#### AO\_UI2\_Arm\_Disarm

bit: 12 type: Write in: AO\_Command\_1\_Register address: 9

Setting this bit to 1 arms the UI2 counter. Setting this bit to 0 disarms the UI2 counter.

## AO\_UI2\_Armed\_St

bit: 11 type: Read in: AO\_Status\_2\_Register address: 6

This bit indicates whether the UI2 counter is armed:

0: Disarmed.

1: Armed.

## **AO UI2 Configuration End**

**bit:** 10 **type:** Strobe **in:** Joint\_Reset\_Register **address:** 72

This bit clears AO\_UI2\_Configuration\_Start, which holds the secondary analog output circuitry in reset to prevent glitches on the output pins during configuration. You should set this bit to 1 at the end of the UI2 counter configuration process. This bit is cleared automatically. Related bitfields: AO UI2 Configuration Start.

## AO\_UI2\_Configuration\_Start

**bit:** 6 **type:** Strobe **in:** Joint\_Reset\_Register **address:** 72

This bit holds the secondary analog output circuitry in reset to prevent glitches on the output pins during configuration. You should set this bit to 1 at the beginning of the UI2 counter configuration process. By doing this, you ensure that no spurious glitches appear on the output pins and on the internal circuit components. If you do not set this bit to 1, the DAQ-STC may behave erroneously. You can clear this bit by setting AO UI2 Configuration End to 1. Related bitfields: AO UI2 Configuration End.

#### **AO UI2 Count Enabled St**

bit: 13 type: Read in: AO\_Status\_2\_Register address: 6

If the UI2 counter is armed, this bit indicates whether the UI2 counter is counting:

0: No.

1: Yes.

If the counter is not armed, this bit should be ignored.

#### **AO UI2 External Gate Enable**

bit: 15 type: Write in: AO\_Trigger\_Select\_Register address: 67

This bit enables the secondary external gate:

0: Disabled.

1: Enabled.

## AO\_UI2\_External\_Gate\_Polarity

bit: 14 type: Write in: AO\_START\_Select\_Register address: 66

This bit selects the polarity of the secondary external gate:

0: Active high (high enables counting).

1: Active low (low enables counting).

#### AO\_UI2\_External\_Gate\_Select

bits: <7..11> type: Write in: AO\_START\_Select\_Register address: 66

This bit selects the secondary external gate if the secondary external gate is enabled:

1-10: PFI<0..9>.

11-17: RTSI\_TRIGGER<0..6>.

31: Logic low.

Related bitfields: AO UI2 External Gate Enable.

## AO\_UI2\_Gate\_St

bit: 13 type: Read in: Joint\_Status\_1\_Register address: 27

This bit reflects the state of the secondary external gate. The secondary external gate is set to:

0: Pause the UI2 counter.

1: Enable the UI2 counter.

## AO\_UI2\_Initial\_Load\_Source

bit: 9 type: Write in: AO\_Mode\_2\_Register address: 39

If the UI2 counter is disarmed, this bit selects the initial UI2 load register:

0: Load register A.

1: Load register B.

If the UI2 counter is armed, writing to this bit has no effect. Related bitfields: AO UI2 Arm.

### AO UI2 Load

bit: 11 type: Strobe in: AO\_Command\_1\_Register address: 9

Chapter 3

If the UI2 counter is disarmed, this bit loads the UI2 counter with the contents of the selected UI2 load register (A or B). If the UI2 counter is armed, writing to this bit has no effect. This bit is cleared automatically. Related bitfields: AI\_UI2\_Initial\_Load\_Source.

### AO UI2 Load A

bits: <0..15> type: Write in: AO\_UI2\_Load\_A\_Register address: 53

This bitfield is load register A for the UI2 counter. If load register A is the selected UI2 load register, the UI2 counter loads the value contained in this bitfield on AO\_UI2\_Load and on UI2\_TC. Related bitfields: AO\_UI2\_Next\_Load\_Source\_St, AO\_UI2\_Load.

## AO\_UI2\_Load\_B

bits: <0..15> type: Write in: AO\_UI2\_Load\_B\_Register address: 55

This bitfield is load register B for the UI2 counter. If load register B is the selected UI2 load register, the UI2 counter loads the value contained in this bitfield on AO\_UI2\_Load and on UI2 TC. Related bitfields: AO UI2 Next Load Source St, AO UI2 Load.

## AO\_UI2\_Next\_Load\_Source\_St

bit: 12 type: Read in: AO\_Status\_2\_Register address: 6

This bit indicates the next load source of the UI2 counter:

0: Load register A.

1: Load register B.

## AO UI2 Reload Mode

bit: 8 type: Write in: AO\_Mode\_2\_Register address: 39

This bit selects the reload mode for the UI2 counter:

0: No automatic change of the UI2 load register.

1: The UI2 counter will switch load registers on every UI2 TC.

## AO\_UI2\_Save\_Value

bits: <0..15> type: Read in: AO\_UI2\_Save\_Register address: 23

This bitfield reflects the contents of the UI2 counter. Reading from this bitfield while the UI2 counter is counting may result in an erroneous value.

### AO\_UI2\_Software\_Gate

bit: 15 type: Write in: AO\_START\_Select\_Register address: 66

Setting this bit to 1 stops the UI2 counter immediately. Setting this bit to 0 allows the UI2 counter to count.

## AO\_UI2\_Source\_Polarity

bit: 12 type: Write in: AO Trigger Select Register address: 67

This bit selects the active edge of the UI2 source (the signal that is selected by AO UI2 Source Select):

0: Rising edge.

1: Falling edge.

Related bitfields: AO\_UI2\_Source\_Select.

#### **AO UI2 Source Select**

bits: <7..11> type: Write in: AO\_Trigger\_Select\_Register address: 67

This bit selects the UI2 source:

- 0: The internal signal AO IN TIMBASE1.
- 1-10: PFI<0..9>.
- 11-17: RTSI\_TRIGGER<0..6>.
  - 18: The internal G\_TC signal from general-purpose counter 0.
  - 19: The internal G TC signal from general-purpose counter 1.
  - 20: The internal signal IN TIMEBASE2.
  - 31: Logic low.

## AO\_UI2\_Switch\_Load\_Next\_TC

**bit:** 13 **type:** Strobe **in:** AO\_Mode\_3\_Register **address:** 70

Setting this bit to 1 causes the UI2 counter to switch load registers at the next UI2\_TC. This bit is cleared automatically.

## AO\_UI2\_TC\_Error\_Confirm

**bit:** 5 **type:** Strobe **in:** Interrupt\_B\_Ack\_Register **address:** 3

Setting this bit to 1 clears AO\_UI2\_TC\_Error\_St. This bit is cleared automatically. Related bitfields: AO\_UI2\_Error\_St.

#### AO UI2 TC Error St

bit: 10 type: Read in: AO\_Status\_2\_Register address: 6

This bit indicates the detection of a UI2\_TC error:

0: No error.

1: Error.

A UI2\_TC error occurs if AO\_UI2\_TC\_Interrupt\_Ack is not set between two UI2 TCs. This allows you to detect interrupt latencies and potential problems associated with them. To clear this bit, set AO\_UI2\_TC\_Error\_Confirm to 1. Related bitfields:

AO\_UI2\_TC\_Interrupt\_Ack, AO\_UI2\_TC\_Error\_Confirm.

## AO\_UI2\_TC\_Interrupt\_Ack

**bit:** 6 **type:** Strobe **in:** Interrupt\_B\_Ack\_Register **address:** 3

Setting this bit to 1 clears AO\_UI2\_TC\_St and acknowledges the UI2\_TC interrupt request (in either interrupt bank) if the UI2\_TC interrupt is enabled. This bit is cleared automatically. Related bitfields: AO\_UI2\_TC\_St.

#### AO UI2 TC Interrupt Enable

bit: 7 type: Write in: Interrupt\_B\_Enable\_Register address: 75

This bit enables the UI2\_TC interrupt:

0: Disabled.

1: Enabled.

UI2 TC interrupts are generated on the trailing edge of UPDATE2.

## AO\_UI2\_TC\_Second\_Irq\_Enable

**bit:** 7 **type:** Write **in:** Second\_Irq\_B\_Enable\_Register **address:** 76

This bit enables the UI2 TC interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

UI2\_TC interrupts are generated on the trailing edge of UPDATE2.

#### AO UI2 TC St

bit: 4 type: Read in: AO\_Status\_1\_Register address: 3

This bit indicates whether the UI2 counter has reached TC:

0: No.

1: Yes.

To clear this bit, set AO\_UI2\_TC\_Interrupt\_Ack to 1. Related bitfields:

AO\_UI2\_TC\_Interrupt\_Ack. Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

## AO\_UPDATE2\_Original\_Pulse

bit: 2 type: Write in: AO\_Personal\_Register address: 78

If AO\_UPDATE2\_Pulse\_Timebase is 1, this bit determines the pulsewidth of the UPDATE2 signal. The pulsewidth of the UPDATE2 signal will be:

- 0: Equal to the pulsewidth of UI2\_TC, with the maximum pulsewidth determined by AO UPDATE2 Pulse Width.
- 1: Equal to the pulsewidth of UI2 TC.

If this bit is set to 1, external gating for the UI2 counter will not work. Related bitfields: AO\_UPDATE2\_Pulse\_Timebase, AO\_UPDATE2\_Pulse\_Width.

## AO\_UPDATE2\_Output\_Select

bits: <4..5> type: Write in: AO\_Output\_Control\_Register address: 86

This bit enables and selects the polarity of the UPDATE2 output signal:

- 0: High Z.
- 1: Ground.
- 2: Enable, active low.
- 3: Enable, active high.

## AO\_UPDATE2\_Output\_Toggle

bit: 2 type: Write in: AO\_Output\_Control\_Register address: 86

This bit determines the behavior of the internal UI2\_TC signal sent to the general-purpose counter gate selection circuits:

- 0: Same as UI2 TC.
- 1: Toggle on every UI2\_TC.

Related bitfields: Gi\_Gate\_Select.

## AO\_UPDATE2\_Pulse

bit: 1 type: Strobe in: AO\_Command\_2\_Register address: 5

Setting this bit to 1 produces a pulse on the UPDATE2 output signal, if the output is enabled and if UPDATE2 pulses are not blocked. UPDATE2 pulses can be blocked by the secondary external gate or by AO\_UI2\_Software\_Gate. The pulsewidth of the output signal is determined by AO\_UPDATE2\_Pulse\_Width. This bit is cleared automatically. Related bitfields: AO\_UI2\_Software\_Gate, AO\_UPDATE2\_Pulse\_Width.

#### **AO UPDATE2 Pulse Timebase**

bit: 1 type: Write in: AO Personal Register address: 78

This bit determines how the pulsewidth of the UPDATE2 output signal is selected:

0: Selected by AO UPDATE2 Pulse Width.

1: Selected by AO UPDATE2 Original Pulse.

This bit is cleared automatically. Related bitfields: AO\_UI2\_Pulse\_Width, AO\_UI2\_Original\_Pulse.

#### **AO UPDATE2 Pulse Width**

**bit:** 0 **type:** Write **in:** AO\_Personal\_Register **address:** 78

If AO\_UPDATE2\_Pulse\_Timebase is 0, this bit determines the pulsewidth of the UPDATE2 signal. If AO\_UPDATE2\_Pulse\_Timebase is 1 and AO\_UPDATE2\_Original\_Pulse is 0, this bitfield setting determines the maximal pulsewidth of the UPDATE2 signal (so that the pulsewidth is equal to the shorter of this pulsewidth and the original signal pulsewidth). The UPDATE2 signal pulsewidth is:

0: 3-3.5 AO\_OUT\_TIMEBASE periods.

1: 1-1.5 AO\_OUT\_TIMEBASE periods.

Related bitfields: AO\_UI2\_Pulse\_Timebase, AO\_UI2\_Original\_Pulse.

## AO\_UPDATE\_Interrupt\_Ack

bit: 10 type: Strobe in: Interrupt\_B\_Ack\_Register address: 3

Setting this bit to 1 clears AO\_UPDATE\_St and acknowledges the UPDATE interrupt request (in either interrupt bank) if the UPDATE interrupt is enable. This bit is cleared automatically. Related bitfields: AO\_UPDATE\_St.

## AO\_UPDATE\_Interrupt\_Enable

**bit:** 2 **type:** Write **in:** Interrupt\_B\_Enable\_Register **address:** 75

This bit enables the UPDATE interrupt:

0: Disabled.

1: Enabled.

UPDATE interrupts are generated on the trailing edge of UPDATE.

## AO\_UPDATE\_Original\_Pulse

bit: 7 type: Write in: AO\_Personal\_Register address: 78

If AO\_UPDATE\_Pulse\_Timebase is 1, this bit determines the pulsewidth of the UPDATE signal. The pulsewidth of the UPDATE signal is:

- 0: Equal to the pulsewidth of the signal used to generate the UPDATE signal, with the maximum pulsewidth determined by AI\_UPDATE\_Pulse\_Width.
- 1: Equal to the pulsewidth of the signal used to generate the UPDATE signal.

If you set this bit to 1, external gating for the analog output circuitry (except the UI2 counter) will not work. Related bitfields: AO\_UPDATE\_Pulse\_Timebase, AO\_UPDATE\_Pulse\_Width, AO\_UPDATE\_Source\_Select.

## AO\_UPDATE\_Output\_Select

bits: <0..1> type: Write in: AO\_Output\_Control\_Register address: 86

This bitfield enables and selects the polarity of the UPDATE output signal:

- 0: High Z.
- 1: Ground.
- 2: Enable, active low.
- 3: Enable, active high.

This bitfield also selects the polarity of the PFI5/UPDATE output signal, if enabled for output:

- 0: Active low.
- 1: Ground.
- 2: Active low.
- 3: Active high.

Related bitfields: BD\_5\_Pin\_Dir.

## **AO UPDATE Pulse**

bit: 0 type: Strobe in: AO Command 1 Register address: 9

Setting this bit to 1 produces a pulse on the UPDATE and PFI5/UPDATE output signals if the signals are enabled for output and if UPDATE pulses are not blocked. UPDATE pulses can be blocked by the external gate or by AO\_Software\_Gate. The pulsewidth of the output signals is determined by AO\_UPDATE\_Pulse\_Width. This bit is cleared automatically. Related bitfields: AO\_UPDATE\_Output\_Select, AO\_Software\_Gate, AO\_UPDATE\_Pulse\_Width.

## **AO UPDATE Pulse Timebase**

bit: 6 type: Write in: AO\_Personal\_Register address: 78

Chapter 3

This bit determines how the pulsewidth of the UPDATE and PFI5/UPDATE signal is selected:

0: Selected by AO UPDATE Pulse Width.

1: Selected by AO\_UPDATE\_Original\_Pulse.

Related bitfields: AO\_UPDATE\_Pulse\_Width, AO\_UPDATE\_Original\_Pulse.

#### **AO UPDATE Pulse Width**

**bit:** 5 **type:** Write **in:** AO\_Personal\_Register **address:** 78

If AO\_UPDATE\_Pulse\_Timebase is 0, this bit determines the pulsewidth of the UPDATE and PFI5/UPDATE signals. If AO\_UPDATE\_Pulse\_Timebase is 1 and AO\_UPDATE\_Original\_Pulse is 0, this bit determines the maximum pulsewidth of the UPDATE and PFI5/UPDATE signals (so that the pulsewidth is equal to the shorter of this pulsewidth and the original signal pulsewidth). The pulsewidths are as follows:

0: 3–3.5 AO OUT TIMEBASE periods.

1: 1-1.5 AO\_OUT\_TIMEBASE periods.

## AO\_UPDATE\_Second\_Irq\_Enable

bit: 2 type: Write in: Second\_Irq\_B\_Enable\_Register address: 76

This bit enables the UPDATE interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

UPDATE interrupts are generated on the trailing edge of UPDATE.

## AO\_UPDATE\_Source\_Polarity

bit: 4 type: Write in: AO\_Mode\_1\_Register address: 38

This bit selects the active edge of the UPDATE source (the signal that is selected by AO UPDATE Source Select):

0: Rising edge.

1: Falling edge.

You must set this bit to 0 in the internal UPDATE mode. Related bitfields: AO UPDATE Source Select.

#### **AO UPDATE Source Select**

bits: <11..15> type: Write in: AO\_Mode\_1\_Register address: 38

This bitfield selects the UPDATE source:

- 0: The internal signal UI TC.
- 1-10: PFI<0..9>.
- 11-17: RTSI TRIGGER<0..6>.
  - 19: The internal GOUT signal from general-purpose counter 1.
  - 31: Logic low.

When you set this bit to 0, the DAQ-STC is in the internal UPDATE mode. When you select any other signal as the UPDATE source, the DAQ-STC is in the external UPDATE mode.

## AO\_UPDATE\_St

bit: 5 type: Read in: AO\_Status\_1\_Register address: 3

This bit indicates whether an UPDATE has occurred:

- 0: Has not occurred.
- 1: Has occurred.

You can clear this bit by setting AO\_UPDATE\_Interrupt\_Ack to 1. Related bitfields: AO\_UPDATE\_Interrupt\_Ack. Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

# 3.7 Timing Diagrams

The DAQ-STC is primarily a synchronous device and requires careful inspection of the timing parameters when designing a new board. Related subsections within the chip can be programmed to operate at different clock rates, and the necessary synchronization time can significantly affect the edges and pulsewidths of the board-level signals. There are certain configurations of the clock rates that offer very straightforward timing signals, and it is intended that these settings be used for the majority of the DAQ-STC designs. The other modes are included to provide flexibility for unusual or currently unanticipated applications.

This section includes all of the timing diagrams for the AOTM module of the DAQ-STC and indicates the more common configurations.

## 3.7.1 Signal Definitions

All timing in this section refers to pin-to-pin timing. Since many of the timing parameters are defined based on internal signals, and the internal signals can be selected from a variety of sources, it is convenient to define some global signals that can refer to any one of a number of pins depending on the internal signal selection.

Some of the tables in this section indicate that OSC is the reference pin, with RTSI\_OSC included in parentheses. This indicates that you can use RTSI\_Clock\_Mode to choose between OSC and RTSI\_OSC as the reference pin.

## 3.7.1.1 UPDATE\_SRC

UPDATE\_SRC represents the signal that causes an UPDATE to be generated. Table 3-2 indicates the pin represented by UPDATE\_SRC based on internal selection.

AO\_UPDATE\_Source\_Select

The UPDATE source is selected to be UI\_TC. The reference pin is determined by AI\_UI\_Source\_Select.

1–10

PFI<0..9>

11–17

RTSI\_TRIGGER<0..6>

The UPDATE source is selected to be the output of general-purpose counter 1. The reference pin is determined by G1\_Source\_Select. To determine delays for this case, the source to output delay (Tso) from general-purpose counter 1 must be added.

**Table 3-2.** UPDATE\_SRC Reference Pin Selection

## 3.7.1.1 UI2\_SRC

UI2\_SRC represents the signal that clocks the UI2 counter. Table 3-3 indicates the pin represented by UI2\_SRC based on internal selection.

AO_UI2_Source_Select	Reference Pin
0	The reference pin is OSC or RTSI_OSC, depending on the clock mode you choose in RTSI_Clock mode.
1–10	PFI<09>
11–17	RTSI_TRIGGER<06>
19	The UI2 source is selected to be the output of general-purpose counter 0. The reference pin is determined by G0_Source_Select. To determine delays for this case, the source to output delay (Tso) from general-purpose counter 0 must be added.

Table 3-3. UI2\_SRC Reference Pin Selection

AO\_UI2\_Source\_Select

Reference Pin

20
The UI2 source is selected to be the output of general-purpose counter 1. The reference pin is determined by G1\_Source\_Select. To determine delays for this case, the source to output delay (Tso) from general-purpose counter 1 must be added.

21
The reference pin is OSC or RTSI\_OSC, depending on the clock mode you choose in RTSI\_Clock mode.

**Table 3-3.** UI2\_SRC Reference Pin Selection (Continued)

## 3.7.1.1 OUT\_CLK

OUT\_CLK represents the AO\_OUT\_TIMEBASE signal, which can come from the OSC input or the RTSI\_OSC input, respectively, depending on the clock mode you choose in RTSI\_Clock mode. If the output clock is set for divide by two operation, then each edge of OUT\_CLK represents a rising edge of OSC (or RTSI\_OSC). Otherwise, OUT\_CLK and OSC (or RTSI\_OSC) are identical.

## 3.7.2 DAQ-STC-Driven Analog Output Timing

The basic analog output functionality provided by the DAQ-STC can control the timed updating of up to 16 independent, double-buffered DACs fed by a single FIFO. The primary output signals are UPDATE, TMRDACWR, AO\_ADDR<0..3>, TMRDACREQ, and AOFREQ, and the input signals are AOFFF, AOFHF, and AOFEF. Figure 3-14 shows the timing for these signals in a basic analog output sequence. There are two UPDATE signals shown, UPDATE(SRC) and UPDATE(OUT). The UPDATE signal can be operated from either the source or output clocks, and both are included in the timing diagram.

When there is data in the FIFO, the TMRDACREQ signal is removed and TMRDACWR is asserted. The delay will be in clock period increments, and an internally synchronized version of the AOFEF enables or disables the generation of the TMRDACWR. The UPDATE signal simultaneously transfers the written data to the outputs of all of the DACs.




Figure 3-14. DAQ-STC-Driven Analog Output Timing

Table 3-4. DAQ-STC-Driven Analog Output Timing

Name	Description	Minimum	Maximum
Тср	UPDATE_SRC to UPDATE asserted	18	56
Tsup	UPDATE pulsewidth (source clocks)	(1)	(1)
Toup	UPDATE pulsewidth (output clocks)	(1, 3)	(1.5, 3.5)
Tcd	OUT_CLK to UPDATE deasserted	12	28
Tupwr	UPDATE to TMRDACWR asserted	(0.5)	(1.5)
Tctwr	OUT_CLK to TMRDACWR asserted	11	34
Tctreq	OUT_CLK to TMRDACREQ asserted	10	31
Treqneg	OUT_CLK to TMRDACREQ deasserted	10	32
Twr	TMRDACWR pulsewidth	(2, 3)	(2, 3)

Name	Description	Minimum	Maximum	
Taddr	TMRDACWR to AO_ADDR change	3	10	
Tefset	AOFEF setup to latching edge	-15	_	
Tefhold	AOFEF hold after latching edge	(0.5 clk)	_	
All timing values are in nanoseconds.				

**Table 3-4.** DAQ-STC-Driven Analog Output Timing (Continued)

The numbers in parentheses refer to the number of clock periods that occur at the minimum and maximum delays, because those parameters are clock-edge driven with possible additional gate delays.

The UPDATE signal can be programmed to be one or three output clock periods, or one source clock period (see AO\_UPDATE\_Pulse\_Width). The synchronization for UPDATE(OUT) counts a total of either three or seven output clock edges, regardless of polarity. The TMRDACWR signal can be set to two or three output clock periods, which is an exact number (see AO\_UPDATE\_Pulse\_Width). There is no synchronization involved with this write signal. The AO\_ADDR<0..3> will change to the appropriate values upon the trailing edge of TMRDACWR.

## 3.7.3 CPU-Driven Analog Output Timing

The DAQ-STC provides arbitration circuitry to prevent simultaneous access to the DAC data bus by both the CPU and the DAQ-STC, as well as timing signals for the actual write. The primary output signals are CHRDY\_OUT, CPUDACWR, and AO\_ADDR<0..3>, and the input signals are CPUDACREQ and the bus addresses A<1..4>.

The CPUDACREQ signal notifies the DAQ-STC that a CPU write to a DAC is being requested. CHRDY\_OUT is deasserted to delay the bus cycle and operates in two software-selectable modes (see AO\_Fast\_CPU). In mode 0, CHRDY\_OUT is asserted until the end of CPUDACWR. In mode 1, CHRDY\_OUT is asserted only until the start of CPUDACWR, which maximizes bus bandwidth. In mode 1, if another request is made before the initial write is completed, CHRDY\_OUT is reasserted and held until the second write is started.

The bus address lines A<1..4> are passed through to the AO\_ADDR<0..3> lines during the actual CPUDACWR. This allows the board to only decode one set of address lines when both TMRDACWR and CPUDACWR are being used. Figure 3-15 shows the basic timing involved in CPU-driven analog output. Both modes of CHRDY\_OUT are shown, demonstrating the savings in bus bandwidth.




Figure 3-15. CPU-Driven Analog Output Timing

The numbers in parentheses are for DACWR<0..1>.

The numbers in square brackets indicate the number of clock periods that occur at the minimum and maximum delays, because those parameters are clock-edge driven with possible additional gate delays.

The CPUDACREQ signal is latched on the falling edge and recognized on the rising edge of the source clock. Therefore, the delay between the assertion of the CPUDACREQ signal and the assertion of the CPUDACWR signal is between 0.5 and 1.5 clock periods. The signal CPUDACWR can be programmed to two or three output clock periods, which is an exact number of periods (see AO\_TMRDACWR\_Pulse\_Width). No synchronization is required for this signal.

## 3.7.4 DAQ-STC- and CPU-Driven Analog Output Timing

The possibility exists that the CPU and the DAQ-STC will both attempt to write to the DACs during overlapping time periods. The CPU is given priority over the DAQ-STC, but it cannot interrupt a DAQ-STC write cycle in progress. If the DAQ-STC is writing to the DACs, the CPU bus cycle will be extended to the next write slot. This case is detailed in Figure 3-16.




Figure 3-16. Analog Output Contention Timing, Case A

The numbers in parentheses are for DACWR<0..1>.

The numbers in square brackets indicate the number of clock periods that occur at the minimum and maximum delays, because those parameters are clock-edge driven with possible additional gate delays.

The CPUDACREQ signal is recognized on the falling edge of the output clock. If TMRDACWR is already asserted, the bus cycle is delayed to the next write slot. In this case the CPUDACREQ signal was asserted immediately after the falling edge of the output clock, so the DAQ-STC continued with its own write cycle. Each write slot is separated by one clock period, as shown in the timing diagram. The two signals CPUDACWR and TMRDACWR can never occur at the same time and will be separated by at least one clock period.

All timing values are in nanoseconds.

The second case occurs when the CPUDACREQ signal is recognized on a falling edge of the output clock before TMRDACWR is asserted. In this case the CPU-driven write will occur immediately, while the DAQ-STC-driven write will be delayed, as shown in Figure 3-17. The shaded region of the signal TMRDACWR indicates where the TMRDACWR signal would have been asserted had there been no contention. Notice that the two write pulses are again separated by one clock period. The timing parameters are identical to those for the first conflict case.




Figure 3-17. Analog Output Contention Timing, Case B

### 3.7.5 Secondary Analog Output Timing

The DAQ-STC supports a limited secondary group for analog output. An on-chip 16-bit counter/timer is connected to the UPDATE2 pin, which can provide periodic update pulses. This counter/timer can also generate an interrupt to coincide with each update pulse, which can be used for a straightforward interrupt-driven analog output. With appropriate external circuitry, DMA operations could be performed as well. Figure 3-18 shows the timing for this signal.




Figure 3-18. Secondary Analog Output Timing

The numbers in parentheses indicate the number of clock periods that occur at the minimum and maximum delays, because those parameters are clock edge driven with possible additional gate delays.

The UPDATE2 signal can be programmed to one or three output clock periods, or one source clock period (see AO\_UPDATE2\_Pulse\_Width). The synchronization for UPDATE2(OUT) counts either three or seven output clock edges, regardless of polarity.

## 3.7.6 Decoded Signal Timing

The DAQ-STC provides direct support for two DAC groups. The output signals LDAC0 and LDAC1 can be directly connected to the DACs. These signals can be individually configured for timed or immediate update modes (see AO\_DACi\_Update\_Mode). In the immediate update mode, LDACi is driven inactive only during either a TMRDACWR or CPUDACWR. This allows the DACs to immediately update to their new values. In the timed update mode, LDACi is a multiplexer which selects between UPDATE and UPDATE2. This allows the DAC group to be driven by either the primary or secondary analog output circuitry.

The output signals DACWR0 and DACWR1 are decoded versions of TMRDACWR and CPUDACWR based on the AO\_ADDR0 line. The appropriate DACWR*i* is driven active during either a TMRDACWR or CPUDACWR cycle. The DACWR0 signal can be configured to ignore the AO\_ADDR0 line, for use with a single DAC package. In this option, the DACWR0 signal will be asserted on every TMRDACWR and CPUDACWR cycle.




Figure 3-19. Decoded Signal Timing

The numbers in parentheses are for DACWR<0..1>.

### 3.7.7 Local Buffer Mode Timing

The DAQ-STC supports a local buffer mode for analog output, which reduces analog output bus usage to zero. The desired waveform is written into the data FIFO, and the buffer is repeated a number of times. The primary signals are UPDATE, TMRDACWR, AO\_ADDR<0..3>, AOFFRT, and AOFEF. The UPDATE, TMRDACWR, and AO\_ADDR<0..3> signals operate identically to the basic analog output case. The AOFEF signal is the data FIFO empty flag, and the AOFFRT signal asserts the retransmit signal on the FIFO. When the FIFO becomes empty, the DAQ-STC asserts the AOFFRT signal, which sets the FIFO read pointer back to the first location of the FIFO. The waveform can then be output again, as shown in Figure 3-20.




Figure 3-20. Local Buffer Mode Timing

The numbers in parentheses refer to the number of clock periods that occur at the minimum and maximum delays, because those parameters are clock-edge driven with possible additional gate delays.

The AOFEF is recognized by the DAQ-STC at the trailing edge of the TMRDACWR signal. This leads to the assertion of AOFFRT, which is deasserted on the next rising edge of the output clock.

### 3.7.8 Unbuffered Data Interface Timing

The DAQ-STC provides support for low-cost DAQ boards that do not contain analog output data FIFOs. A basic application could simply use the CPU-driven examples given above, but this wastes the host CPU resources. The DAQ-STC provides a DMA mode of operation where the FIFOs can be omitted. Due to the pinout restriction on the DAQ-STC, several of the pins provide dual functionality and their operation differs here. The primary output signals are UPDATE, TMRDACWR, CHRDY\_OUT, CPUDACWR, and AO\_ADDR<0..3>. Primary input signals are AOFEF and CPUDACREQ. Figure 3-21 shows the timing for this mode.




Figure 3-21. Unbuffered Data Interface Timing

The numbers in parentheses are for DACWR<0..1>.

The numbers in square brackets indicate the number of clock periods that occur at the minimum and maximum delays, because those parameters are clock-edge driven with possible additional gate delays.

The UPDATE signal still performs the updating of the DACs, as before. The TMRDACWR signal is now used as a DMA request, indicating that new data is needed for the analog output. The CPUDACWR signal is used to actually write the DMA data to the DACs. The TMRDACWR signal will remain asserted until the completion of the last CPUDACWR. The AOFFF input is the DMA acknowledge, indicating that the DMA data is ready for the write.

The CPUDACREQ input is still used to provide CPU access to DACs. The CHRDY\_OUT signal acts as before, and extends the bus cycle to the appropriate length during both of CPU or DMA accesses. The AO\_ADDR<0..3> lines still indicate the destination DAC but change on the CPUDACWR signal instead of the TMRDACWR signal as before. The bus address lines A<0..3> will still pass through to the AO\_ADDR<0..3> lines during a CPU access.

### 3.7.9 Maximum Update Rate Timing

The maximum analog output rates that the DAQ-STC obtains depend upon the number of channels selected for output. Every output sequence consists of an UPDATE pulse followed by the appropriate number of TMRDACWR or CPUDACWR pulses. Only one UPDATE pulse is required for all DACs; therefore, the total throughput increases as the number of channels used increases. This is shown in Figure 3-22, where three channels are being written.




Figure 3-22. Maximum Update Rate Timing

The numbers in parentheses indicate the number of clock periods that occur at the minimum and maximum delays, because those parameters are clock-edge driven with possible additional gate delays.

The highest throughput for analog output occurs when back-to-back updates are programmed via the counter/timer. In the above example, the shortest pulsewidths for each signal have been selected. The UPDATE pulse is one output clock period long, while each TMRDACWR signal is two output clock periods long. The first TMRDACWR pulse occurs one output clock period after the UPDATE pulse, and there is one output clock period between each successive TMRDACWR. The next UPDATE pulse can be asserted at the same output clock edge on which the last TMRDACWR signal is deasserted. Therefore, the shortest cycle time for the case above is four output clock periods for one channel, plus three output clock periods for

each additional active channel. This example uses three channels, so the period for the entire cycle is 10 output clock periods. With a 10 MHz source and output clock, this corresponds to 1 µs, or a per channel rate of 1 MHz.

### 3.7.10 External Trigger Timing

The external control of the analog output is very similar to the AITM but with fewer signals to control. The primary analog output module consists of the UI, UC, and BC counters. This circuitry provides extensive hardware support for waveform generation and is intended as the main source of analog output control on the DAQ-STC. The signals to be controlled externally are START1 and UPDATE. The PFI<0..9> and RTSI\_TRIGGER<0..6> signals are used for the external interface, along with software strobes. The secondary analog output module consists of the single-counter UI2. This 16-bit counter begins counting immediately after it is armed by software. Software can also strobe the UPDATE2 pin for non-timed applications.

These signals are latched and recognized for use by the analog output control circuit in the same fashion as the external signals in the analog input module. They can also be either edge sensitive or level sensitive. When an external UPDATE source is being used, the state clock will be generated by a combination of the UPDATE\_SRC and a delayed version of UPDATE\_SRC.

The four modes of behavior for the START1 signal and UPDATE\_SRC are shown in Figures 3-23 through 3-28. The four modes are called asynchronous-level sensitive, asynchronous edge sensitive, synchronous-level sensitive, and synchronous edge sensitive.




Figure 3-23. External Trigger, Asynchronous Level




Figure 3-24. External Trigger, Asynchronous Edge




Figure 3-25. External Trigger, Synchronous Level, Internal UPDATE Mode




Figure 3-26. External Trigger, Synchronous Edge, Internal UPDATE Mode




Figure 3-27. External Trigger, Synchronous Level, External UPDATE Mode




Figure 3-28. External Trigger, Synchronous Edge, External UPDATE Mode

 Name
 Description
 Minimum
 Maximum

 Ts\_strt1
 START1 setup to UPDATE\_SRC
 10
 —

 Tstrt1
 START1 pulsewidth (edge mode)
 6
 —

 Th\_strt1
 START1 hold from UPDATE\_SRC (level mode)
 10
 —

 All timing values are in nanoseconds.

Table 3-5. External Trigger Timing

### 3.7.11 Trigger Output

You can output the internal triggers to the board through the PFI or RTSI interface. This section lists the propagation delays for the triggers when you configure them for output to the board.

### 3.7.11.1 START1 Trigger

You can output the START1 trigger on the PFI output PFI6/AO\_START1 or on any RTSI output. Timing for the START1 trigger depends on whether you select synchronous mode or asynchronous mode, using AO\_START1\_Sync.

#### **Synchronous Mode**

When you select synchronous mode for START1, the timing depends on whether you select internal UPDATE or external UPDATE, using AI\_UPDATE\_Source\_Select. In the internal UPDATE mode, the inactive edge of the UI source that recognizes the external trigger generates the output. Figure 3-29 shows the propagation delays for START1.




Figure 3-29. START1 Delays, Synchronous Mode, Internal UPDATE

In the external UPDATE mode, the active edge of UPDATE\_SRC that recognizes the external trigger generates the output. Figure 3-30 shows the propagation delays for START1.




Figure 3-30. START1 Delays, Synchronous Mode, External UPDATE

### **Asynchronous Mode**

When you select asynchronous mode for START1, the external trigger itself generates the rising edge of the output. Figure 3-31 shows the propagation delays for START1.




Figure 3-31. START1 Delays, Asynchronous Mode

# 3.7.12 Counter Outputs

You can also output the internal counter TC signals to the board. This section presents the output timing for the BC\_TC and UC\_TC outputs.

### 3.7.12.1 BC\_TC

Figure 3-32 shows the delays associated with the BC\_TC signal.




Figure 3-32. BC\_TC Delay

### 3.7.12.2 UC\_TC

Figure 3-33 shows the delays associated with the UC\_TC signal.




Figure 3-33. UC\_TC Delay

# 3.8 Detailed Description

This section describes the AOTM module in detail. You need not read this section unless you need to understand the inner workings of the circuit. This section refers to bitfields in the AOTM related registers in the DAQ-STC register map. See Appendix B, *Register Information*, for more information on the register addresses containing these bitfields.

Figure 3-34 shows a block diagram of the AOTM. The AOTM contains four special purpose counters—the BC, UI, UI2, and UC counters. Each counter has dual-load registers (A and B) to handle two parameters for each timing layer. In addition to the counters, the primary logic blocks are the counter control blocks, the trigger block, the interrupt control block, and the output control block.




Figure 3-34. AOTM Block Diagram

### 3.8.1 Internal Signals and Operation

Table 3-6 contains brief descriptions of the internal signals shown in the block diagram or discussed in section 3.8, *Detailed Description*.

Signal	Description			
AO_END1	End on UC_TC—This signal is the schematic name for the synchronized version of the register map bitfield AO_End_On_UC_TC.			
AO_END2	End on BC_TC—This signal is the schematic name for the synchronized version of the register map bitfield AO_End_On_BC_TC.			

Table 3-6. Internal Signals

Table 3-6. Internal Signals (Continued)

Signal	Description	
AO_IN_TIMEBASE1	Internal Timebase for the Analog Output Module—AO_IN_TIMEBASE1 can be selected to be the same as OSC, or it can be OSC divided by two. Related bitfields: AO_Source_Divide_By_2.	
AO_OUT_TIMEBASE	AO Output Clock—This signal times the output circuitry for analog output. Related bitfields: AO_OUTPUT_Divide_By_2.	
BC_CE	BC Count Enable—This signal enables and disables the BC counter. Refer to Figure 3-39 for the BC_CE logic equations.	
BC_CLK	BC Clock—The BC clock signal is the actual clock for the BC counter and the BC control logic. When the counter is not armed, BC_CLK is the write strobe for AO_Command_1_Register so that the counter can be loaded using the load command. When the counter is armed, BC_CLK is the same as BC_SRC.	
BC_DISARM	BC Disarm—This signal, which is generated by the BC control circuit, disarms the BC counter by asynchronously clearing AO_BC_Arm.	
BC_HOLD	BC Hold—This signal controls the BC save register.  If BC_HOLD = 0, the BC save register tracks the BC counter output.  If BC_HOLD = 1, the BC save register latches the BC counter output.  Related bitfields: AO_BC_Save_Trace.	
BC_LOAD	BC Load—This signal pulses to load the value from the selected BC load register into the BC counter. Related bitfields: AO_BC_Load.	
BC_LOAD_SRC	BC Load Source—This signal determines which load register, A or B, the BC counter will use on the next reload. The initial BC load source is set using AO_BC_Initial_Load_Source. The BC control logic updates BC_LOAD_SRC while the DAQ-STC is counting. The current load source depends on the counter state and the selected reload mode. Related bitfields: AO_BC_Initial_Load_Source, AO_BC_Next_Load_Source_St, AO_BC_Reload_Mode.	
BC_SRC	BC Source—The BC source is the timebase for the buffer (BC) counter and update (UC) counter. If an internally generated UPDATE is used, the BC source is the same signal as the UI_SRC. If an externally generated UPDATE is used, the UPDATE clock itself serves as the BC source. The external trigger and gate inputs which are not generated synchronous to the BC source outside of the timer can and should be synchronized to the BC source inside of the timer.	

Table 3-6. Internal Signals (Continued)

Signal	Description				
BC_TC	Buffer Repetition Counter TC—This signal indicates the completion of an MISB.				
DACUPDN	DAC Update —This signal appears on the UPDATE pin. The hardware generates DACUPDN by passing the SCLK signal through pulsewidth and polarity selection circuitry. If the UPDATE pin is configured for high impedance, this signal will be GND. Related bitfields: AI_UPDATE_Output_Select, AI_UPDATE_Original_Pulse, AI_UPDATE_Pulse_Timebase, AI_UPDATE_Pulse_Width.				
DA_ST1ED	Output Version of START1—The hardware generates DA_ST1ED by passing the output of the START1 selector through polarity selection and edge detection, but not synchronization.				
DA_START1	START1 without Master/Slave Sync—The hardware generates DA_START1 by passing the output of the START1 selector through polarity selection, edge detection, and synchronization, bypassing the master/slave synchronization.				
EXT_GATE	External Gate—The external gate can be used to gate the UPDATE output. It is selectable from either polarity of PFI<09> or from RTSI_TRIGGER<06>. Related bitfields: AO_External_Gate_Enable, AO_External_Gate_Select, AO_External_Gate_Polarity, AO_External_Gate_St.				
EXT_GATE2	Secondary External Gate—This signal can be used to gate the UPDATE2 output. It is selectable from either polarity of PFI<09> or from RTSI_TRIGGER<06>. Related bitfields:  AO_UI2_External_Gate_Enable, AO_UI2_External_Gate_Select, AO_UI2_External_Gate_Polarity, AO_UI2_Gate_St.				
FSCLK	Fast Update Clock—This signal is the output of the UPDATE selector, after polarity selection. Related bitfields: AI_UPDATE_Source_Select, AI_UPDATE_Polarity_Select.				
IN_TIMEBASE2	Slow Internal Timebase—This timebase is derived from the OSC input and is usually configured to be 100 kHz. Related bitfields: Slow_Internal_Time_Divide_By_2, Slow_Internal_Timebase.				
INT_SCLK_SEL	Internal Update Indicator—This signal indicates whether internal or external UPDATE mode is selected. It is 1 for internal UPDATE mode and 0 for external UPDATE mode.				

Table 3-6. Internal Signals (Continued)

Signal	Description
SCKG	Internal UPDATE—This signal is 1 in the external UPDATE mode and is equal to UI_TC in the internal UPDATE mode.
SCLK	Internal Update Clock—In the internal UPDATE mode, SCLK is the signal UI_TC. In the external UPDATE mode, SCLK is the signal FSCLK after it passes through a delay gate. The delay gate is provided so that signals synchronized to FSCLK have sufficient time to settle to a known state before being used by SCLK.
START1	Start Trigger for the UI, UC, and BC Counters—The start trigger is software selectable from the either polarity of the PFI<09>, RTSI_TRIGGER<06>, software strobe, or AI_START1. It can be programmed to be edge or level sensitive and can be synchronized to the BC_SRC. Related bitfields: AO_START1_Source_Select, AO_START1_Edge, AO_START1_Sync, AO_START1_Polarity.
STOP	Stop—This signal terminates the buffer in progress. It is the same signal as UC_TC.
UC_CE	UC Count Enable—This signal enables and disables the UC counter. Refer to Figure 3-38 for the UC_CE logic equations.
UC_CLK	UC Clock—The UC clock signal is the actual clock signal for the UC counter and the UC counter control logic. When the counter is not armed, UC_CLK is the write strobe for AO_Command_1_Register, so that the counter can be loaded using the load command. When the counter is armed, UC_CLK is the same as BC_SRC.
UC_DISARM	UC Disarm—This signal, which is generated by the UC control circuit, disarms the UC counter by asynchronously clearing AO_UC_Arm.
UC_HOLD	UC Hold—This signal controls the UC save register. If UC_HOLD = 0, the UC save register tracks the UC counter output. If UC_HOLD = 1, the UC save register latches the UC counter output. Related bitfields: AO_UC_Save_Trace.
UC_LOAD	UC Load—This signal pulses to load the value from the selected UC load register into the UC counter. Related bitfields: AO_UC_Load.

Chapter 3

Table 3-6. Internal Signals (Continued)

Signal	Description
UC_LOAD_SRC	UC Load Source—This signal determines which load register, A or B, the UC counter will use on the next reload. The initial UC load source is set using AO_UC_Initial_Load_Source. The UC control logic updates the UC_LOAD_SRC while the DAQ-STC is counting. Related bitfields: AO_UC_Initial_Load_Source, AO_UC_Next_Load_Source_St.
UC_TC	Update Counter TC—This signal indicates to the counter control logic that the programmed number of updates has been generated (end of a buffer).
UI_CE	UI Count Enable—This signal enables and disables the UI counter. It is true when the UI counter is active (UI control state CNT), and false when the UI counter is idle (UI control state WAIT).
UI_CLK	UI Clock—The UI clock signal is the actual clock for the UI counter and the UI control logic. When the counter is not armed, UI_CLK is derived from the write strobe for AO_Command_1_Register, so that the counter can be loaded using the load command. When the counter is armed, UI_CLK is the same as UI_SRC.
UI_DISARM	UI Disarm—This signal, which is generated by the UI control circuit, disarms the UI counter by asynchronously clearing AO_UI_Arm.
UI_LOAD	UI Load—This signal pulses to load the value from the selected UI load register into the UI counter. Related Bitfields: AO_UI_Load.
UI_LOAD_SRC	UI Load Source—This signal determines which load register, A or B, the UI counter will use on the next reload. The initial UI load source is set using AO_UI_Initial_Load_Source. The UI control logic updates UI_LOAD_SRC while the DAQ-STC is counting. The current load source depends on the counter state and the selected reload mode. Related bitfields: AO_UI_Initial_Load_Source, AO_UI_Next_Load_Source_St, AO_UI_Reload_Mode.
UI_SRC	UI Source—The UI source is the timebase for the UI counter. It is software selectable from AO_IN_TIMEBASE1, IN_TIMEBASE2, PFI<09>, and RTSI_TRIGGER<06>. Related bitfields: AO_UI_Source_Select.
UI_TC	Update Interval Counter TC—The UI_TC signal is primarily used as the internal UPDATE.

Table 3-6. Internal Signals (Continued)

Signal	Description			
UI2_CE	UI2 Count Enable—This signal enables and disables the UI2 counter. Refer to section 3.8.3.8, <i>UI2 Control</i> , for the UI2_CE equations.			
UI2_CLK	UI2 Clock—The UI2 clock signal is the actual clock for the UI2 counter and the UI2 control logic. When the counter is not armed, UI2_CLK is the write strobe for AO_Command_1_Register, so that the counter can be loaded using the load command. When the counter is armed, UI2_CLK is the same as UI2_SRC.			
UI2_LOAD	UI2 Load—This signal pulses to load the value from the selected UI2 load register into the UI2 counter. Related bitfields: AO_UI2_Load.			
UI2_LOAD_SRC	UI2 Load Source—This signal determines which load register, A or B, the UI2 counter will use on the next reload. The initial UI2 load source is set using AO_UI2_Initial_Load_Source. The UI2 control logic updates UI2_LOAD_SRC while the DAQ-STC is counting. The current load source depends on the counter state and the selected reload mode. Related bitfields: AO_UI2_Initial_Load_Source, AO_UI2_Next_Load_Source_St, AO_UI2_Reload_Mode.			
UI2_SRC	UI2 Source—The UI2 source is the timebase for the UI2 counter. It is software selectable from AO_IN_TIMEBASE1, IN_TIMEBASE2, the G_TC signal from general-purpose counter 0 or 1, PFI<09>, and RTSI_TRIGGER<06>. Related bitfields: AO_UI2_Source_Select.			
UI2_TC	Secondary Update Interval TC—The UI2_TC signal is the independent secondary update interval clock.			

### 3.8.2 Trigger Selection and Conditioning

The signal routing block selects the counter clocks, trigger signals, and gate signals from the default timebases. The routing logic for the UI\_SRC, UI2\_SRC, and BC\_SRC signals is a 20-to-1 multiplexer followed by an exclusive OR gate for polarity selection. The routing logic for the trigger signal START1 has additional controls for edge detection and synchronization, as shown in Figure 3-35. When synchronization is selected, START1 is synchronized to both UI\_SRC and BC\_SRC.




Figure 3-35. START1 Routing Logic

Figure 3-36 depicts the control for EXT\_GATE and EXT\_GATE2.




Figure 3-36. EXT\_GATE and EXT\_GATE2 Routing Logic

Table 3-7 summarizes the selections available for each of the trigger signals through the PFI selector.

MUX	0	1–10	11–17	18	19	20	31
AO_START1_Source	SW	PFI<09>	RTSI<06>	_	AI_ST1	_	GND
AO_START_Source	SW, UC_TC	PFI<09>	RTSI<06>	_	_	_	GND
AO_UPDATE_Source	UI_TC	PFI<09>	RTSI<06>	_	GOUT1	_	GND

Table 3-7. PFI Selectors

**Table 3-7.** PFI Selectors (Continued)

MUX	0	1–10	11–17	18	19	20	31
AO_UI_Source	AO_TB1	PFI<09>	RTSI<06>	_	TB2	_	GND
AO_UI2_Source	AO_TBL1	PFI<09>	RTSI<06>	G0_TC	G1_TC	TB2	GND
AO_UI_External_Gate	_	PFI<09>	RTSI<06>	_	_	_	GND
AO_UI2_External_Gate	_	PFI<09>	RTSI<06>	_	_	_	GND
Kev:							

AI ST1 The internal analog input signal START1.

AO\_TB1. The internal analog output signal AO\_IN\_TIMEBASE1 G0 TC The G\_TC signal from general-purpose counter 0. G1 TC The G\_TC signal from general-purpose counter 1. GOUT1 The G\_OUT signal from general-purpose counter 1.

SW Software strobe

TB2 The internal signal IN\_TIMEBASE2



When the analog trigger circuit is enabled, the analog trigger signal takes over the PFI0 slot in the PFI selectors.

### 3.8.2.1 Using Edge Detection

Use edge detection whenever a one-bit pulse is required but the pulsewidth of the trigger signal cannot be guaranteed. Internally generated triggers are automatically the correct width and need not be edge detected. Software strobes do not have the correct width and should always be edge detected. Edge detection of external signals can usually be performed without affecting the circuit operation.

### 3.8.2.2 Using Synchronization

Use synchronization whenever the trigger-to-clock timing relationship cannot be guaranteed. Internally generated triggers automatically have the correct timing and need not be synchronized. Software strobes do not have the correct timing and should always be synchronized. Synchronization of external signals results in a one-half bit synchronization delay.

### 3.8.2.3 Trigger Signals

START1 is the trigger for the waveform generation, initiating the output sequence. It can be generated by software or by an external pulse. START1 can also be internally conditioned to provide enhanced master/slave operation.

### 3.8.3 Analog Output Counters

The UI counter is a 24-bit binary down counter that generates update interval timing. The UI2 counter is a 16-bit binary down counter that generates a second independent update interval. The UC counter is a 24-bit binary down counter that counts the number of UPDATEs. The BC counter is a 24-bit binary down counter that counts the number of cycles or buffers generated; that is, the TC of the UC counter. Notice UI2 does not have associated update or buffer repetition counters. It is primarily intended to be used in an interrupt-driven waveform generation where these functions are provided by software.

The UI counter alternate first period reload modes provide a retriggerable method for obtaining a delay between the trigger signal and the first update pulse which is different than the update interval.

The UI, UI2, UC, and BC counters each has its own control block. The counter control blocks are synchronous control circuits that use the counter mode information, trigger and gate signals, and state of the counter to generate the count enable and load control signals. Figure 3-37 shows the state diagram for the UI control block. Figures 3-38 and 3-39 show the state diagrams for the UC and BC control blocks, respectively.

#### 3.8.3.1 UI Counter

The UI counter is a 24-bit down counter with dual-load registers. The UI counter typically counts the interval between UPDATEs, as well as the delay from the initial trigger to the first update. The bitfield AO\_UI\_Source\_Select controls the selection of the UI source clock (UI\_SRC). The choices for UI source are AO\_IN\_TIMEBASE1, PFI<0..9>, RTSI\_TRIGGER<0..6>, and IN\_TIMEBASE2. The bitfield AO\_UI\_Source\_Polarity selects the polarity of the source clock. The counter load registers are directly accessible from the register map. If the counter is disarmed, AO\_UI\_Load loads the counter with the value from the selected load register.

During normal operation, the UI counter synchronously reloads from the selected load register following UI\_TC. Several options—AO\_UI\_Reload\_Mode, AO\_UI\_Switch\_Load\_On\_End, AO\_UI\_Switch\_Load\_On\_Stop, and AO\_UI\_Switch\_Load\_On\_TC—exist for the UI counter to change the selected load register under various conditions. The options are to alternate load registers once after each STOP, switch load registers on every STOP, alternate load registers once after each BC\_TC, switch load registers on the next BC\_TC, switch load registers on the next STOP, and switch load registers on the next UI\_TC. The term alternate load registers refers to the action of having one load from the secondary load register and the remaining loads from the primary load register. The UI control circuit generates the count enable signals.

#### 3.8.3.2 UI Control

The UI counter is controlled by a circuit whose state transitions are shown in Figure 3-37. The UI counter control circuit has two states, WAIT and CNT. On power up, the control circuit begins and remains in state WAIT until the counter is armed and a START1 pulse is received. The control circuit then transitions to state CNT and remains there until the count termination condition is reached.

For continuous output modes, the UI counter control circuit can return to state WAIT based on the software strobes AO\_End\_On\_BC\_TC and AO\_End\_On\_UC\_TC. Also, the UI counter normally remains armed and retriggerable at the end of a scan sequence. The UI counter has the option AO\_Trigger\_Once to disarm itself when returning to the WAIT state.




Figure 3-37. UI Control Circuit State Transitions

#### 3.8.3.3 UC Counter

The UC counter is a 24-bit down counter with dual-load registers and output save latch. The UC counter typically counts the number of sample updates contained in a buffer. For this reason, it is referred to as the update counter. The UC counter uses the same clock that is selected for the BC counter BC\_SRC. The counter load registers are directly accessible from the register map. If the counter is disarmed, AO\_UC\_Load loads the counter with the value from the selected load register.

During normal operation, the UC counter synchronously reloads from the selected load register following UC\_TC. Two options—AO\_UC\_Switch\_Load\_On\_End and AO\_UC\_Switch\_Load\_On\_TC—change the selected load register under various conditions.

The options are to switch load registers on the next BC\_TC and switch load registers on the next UC TC. The UC control circuit generates the count enable signals.

Chapter 3

The UC save register latch signal asserts after a rising, then a falling edge of BC\_SRC following a 1 being written to AO\_UC\_Save\_Trace. The UC save register latch signal deasserts after a rising, then a falling edge of BC\_SRC following a zero being written to AO UC Save Trace.

#### 3.8.3.4 UC Control

The UC counter is controlled by a circuit whose state transitions are shown in Figure 3-38. The UC counter control circuit has two states—WAIT and CNT. On power up, the control circuit begins and remains in the WAIT state until the counter is armed and a START1 pulse is received. When these two events occur, the control circuit moves to the CNT state and the counter begins counting. On UC\_TC, the control circuit either remains in CNT or returns to the WAIT state depending on the signals STOP, AO\_End\_On\_BC\_TC, AO\_End\_On\_UC\_TC, BC\_TC, and AO\_Continuous.

For continuous acquisition modes, the UC counter control circuit can return to the WAIT state based on the software strobes AO\_End\_On\_BC\_TC and AO\_End\_On\_UC\_TC. Also, the UC counter normally remains armed and retriggerable at the end of a scan sequence. The UC counter has the option AO\_Trigger\_Once to disarm itself when returning to the WAIT state.




Figure 3-38. UC Control Circuit State Transitions

#### 3.8.3.5 BC Counter

The BC counter is a 24-bit down counter with dual-load registers and output save latch. The BC counter typically counts the number of buffers to be output. The bitfield AO\_BC\_Source\_Select controls the BC\_SRC. The choices for BC source are UPDATE pulses or UC\_TC pulses. Normally, the BC source is configured to count UC\_TC pulses. The counter load registers are directly accessible from the register map. If the counter is disarmed, AO\_BC\_Load loads the counter with the value from the selected load register.

During normal operation, the BC counter will synchronously reload from the selected load register following BC\_TC. Two options—AO\_BC\_Reload\_Mode and AO\_BC\_Switch\_Load\_On\_TC—change the selected load register under various conditions. The options are to switch load registers on every BC\_TC and to switch load registers on the next BC\_TC. The BC control circuit generates the count enable signals.

The BC save register latch signal asserts after a rising and then a falling edge of BC\_SRC following a 1 being written to AO\_BC\_Save\_Trace. The BC save register latch signal deasserts after a rising, then a falling edge of BC\_SRC following a zero being written to AO\_BC\_Save\_Trace.

#### 3.8.3.6 BC Control

The BC counter is controlled by a circuit whose state transitions are shown in Figure 3-39. The BC counter control circuit has two states—WAIT and CNT. On power up, the control circuit begins and remains in the WAIT state until the counter is armed and a START1 pulse is received. The control circuit then transitions to the CNT state and remains there until the count termination condition is reached.

The BC counter normally remains armed and retriggerable at the end of a waveform generation sequence. The BC counter has the option AO\_Trigger\_Once to disarm itself after the first BC\_TC. At the end of a nonretriggerable waveform-generation sequence, the BC\_TC masks off the last UPDATE pulse to prevent an undesired output.




Figure 3-39. BC Control Circuit State Transitions

#### 3.8.3.7 UI2 Counter

The UI2 counter is a 16-bit down counter with dual load registers. The UI2 counter is intended to be used in interrupt-driven waveform generation. The bitfield AO\_UI2\_Source\_Select controls the UI2\_SRC. The choices for UI2 source are AO\_IN\_TIMEBASE1, PFI<0..9>, RTSI\_TRIGGER<0..6> and IN\_TIMEBASE2. The bitfield AO\_UI2\_Source\_Polarity selects the polarity of the source clock. The counter load registers are directly accessible from the register map. If the counter is disarmed, AO\_UI2\_Load will load the counter with the value from the selected load register.

During normal operation, the UI2 counter will synchronously reload from the selected load register following UI2\_TC. The counter has the option AO\_UI2\_Reload\_Mode to alternate load registers once after every STOP. The UI2 control circuit generates the count enable signals.

#### 3.8.3.8 UI2 Control

UI2 runs unless disarmed, stopped, or gated. The following are the UI2 counter logic equations.

### 3.8.4 Interrupt Control

The analog output contains the hardware necessary for generating software interrupts based on several conditions. The interrupt programming is accomplished using the Interrupt\_B\_Enable\_Register and the Second\_Irq\_B\_Enable\_Register. Interrupts remain active until cleared by software. Interrupts can occur under the following conditions—overrun error, START1, BC\_TC, UC\_TC, FIFO condition, UPDATE, and UI2\_TC.

Table 3-8 summarizes the analog output interrupts along with the condition that causes the interrupt.

Interrupt	Condition
Error Interrupt	Interrupt generated on the detection of an overrun error condition.
START1 Interrupt	Interrupts are generated on valid START1 triggers received by the DAQ-STC. A valid START trigger is one that is received while the BC counter is armed and in the WAIT1 state.
BC_TC Interrupt	Interrupts are generated on the trailing edge of BC_TC.
UC_TC Interrupt	Interrupts are generated on the leading edge of UC_TC.
FIFO Interrupt	Interrupt generated on the FIFO condition indicated by the AO_FIFO_Mode bitfield.
UPDATE Interrupt	Interrupts are generated on the trailing edge of UPDATE.
UI2_TC Interrupt	Interrupts are generated on the trailing edge of UPDATE2.

Table 3-8. Analog Output Interrupts

### 3.8.5 Error Detection

The DAQ-STC can detect error conditions that occur during the analog output operation. There are three primary analog output errors—overrun, BC\_TC, and BC\_TC trigger, and one secondary analog output error—UI2\_TC error.

#### 3.8.5.1 Overrun Error

An overrun error occurs when an UPDATE command is issued to a DAC that was not loaded with data. In hardware, this is detected when an UPDATE pulse occurs before all of the TMRDACWR pulses from the previous UPDATE have completed. The TMRDACWR pulses from the previous UPDATE may not have completed for several reasons, such as interference from CPU writes to the DACs, an UPDATE interval that is too short, or a FIFO empty condition that delays TMRDACWR.

### 3.8.5.2 **BC\_TC** Error

During waveform staging for primary analog output, software loads the parameters for each MISB during the previous MISB. The software must complete this programming operation before the end of the current MISB. A BC\_TC error occurs when the parameters for the next MISB are not written in the allotted time. The error-detection circuit is armed on each BC\_TC. If a software clear, AO\_BC\_TC\_Interrupt\_Ack, does not occur before the next BC\_TC, the error-detection circuit latches an error condition.

### 3.8.5.3 BC\_TC Trigger Error

The BC\_TC trigger error is used in retriggerable waveform staging. In retriggerable waveform staging, a START1 trigger that occurs after the first waveform staging sequence completes causes a new waveform staging sequence to begin. The software must have time to program the next waveform staging sequence between the completion of the previous waveform staging sequence and the START1 trigger. A BC\_TC trigger error occurs when the parameters for the next waveform staging sequence are not written in the allotted time. The error-detection circuit is armed on the last BC\_TC of the waveform staging sequence. If a software clear, AO\_BC\_TC\_Interrupt\_Ack, does not occur before the next START1 trigger, the error-detection circuit latches an error condition.

### 3.8.5.4 UI2 TC Error

During waveform staging for secondary analog output, software loads the parameters for the next update interval during the previous update interval. The software must complete the programming operation before the end of the current update interval. A UI2\_TC error occurs when the parameters for the next update interval are not written in the allotted time. The error-detection circuit is armed on each UI2\_TC. If a software clear, AO\_UI2\_TC\_Interrupt\_Ack, does not occur before the next BC\_TC, the error-detection circuit latches an error condition.

### 3.8.6 Output Control

The AOTM also contains hardware for generating the necessary output signals. This hardware performs the following operations:

- Generates the update signals UPDATE and UPDATE2 and controls their width and polarity
- Generates the DAQ-STC writes to DAC signals TMRDACWR, DACWR<1..0>, and LDAC<1..0>
- Conditions the CPU writes to DAC signal CPUDACWR
- Arbitrates the DAQ-STC and CPU write signals to prevent local bus conflict
- Generates the bus extend request signal to the CPU CHRDY OUT

- Generates the DAC address up to 16 DAC channels
- Generates the AOFFRT signal
- Generates the AOFREQ signal

The bitfield AO\_UPDATE\_Output\_Select controls the output UPDATE. The output can be one of high impedance, ground, output enabled, or output enabled and inverted. When enabled, the signal pulses to update the DAC.

The bitfield AO\_UPDATE2\_Output\_Select controls the output UPDATE2. The output can be one of high impedance, ground, output enabled, or output enabled and inverted. When enabled, the signal also pulses to update the DAC.

### 3.8.7 Nominal Signal Pulsewidths

Table 3-9 lists the nominal pulsewidths for the signals associated with analog input. Notice that only the UPDATE and UPDATE2 signals can use either the source or output clocks; all of the others must use the indicated clock source. These are only the nominal pulsewidths; the actual synchronization edges and propagation delays are detailed in section 3.7, *Timing Diagrams* 

Table 3-9. Analog Output Nominal Signal Widths

Signal	Source Clock	Output Clock		
UPDATE	1	1, 3		
UPDATE2	1	1, 3		
LDAC0	1	1, 3		
LDAC1	1	1, 3		
TMRDACWR	_	2, 3		
CPUDACWR	_	2, 3		
TMRDACREQ	Asserted when data needed, removed at TMRDACWR.			
AO_ADDR<03>	Changes on trailing edge of TMRDACWR. Bus address pass through during CPUDACWR.			
CHRDY_OUT	From CPUDACREQ to edge of CPUDACWR.			
DACWR0	_	2, 3		
DACWR1	_	2, 3		
AOFFRT	_	1		

# **General-Purpose Counter/Timer**

### 4.1 Overview

This chapter presents information about the general-purpose counter/timer (GPCT) module of the DAQ-STC. The GPCT consists of two independent 24-bit up/down counters, each with associated load and save registers, and a control structure for implementing some common counting and timing I/O functions. These timing functions include period measurement, pulsewidth measurement, event counting, single-pulse generation, and pulse-train generation with programmable frequency and duty cycle (the percentage of the cycle that the pulse is high). Most functions can operate using only one general-purpose counter. There are two modes of operation for the measurement functions—single mode and buffered mode. In single mode, the functions obtain only one measurement. In buffered mode, the functions obtain a series of consecutive, gap-free measurements.

You can select the GPCT input signals from any of the 17 external timing I/O pins on the DAQ-STC. Ten of these PFI lines are user-programmable I/O pins and are available on the I/O connector of the MIO-E Series boards. The remaining seven of the external timing I/O pins connect to the RTSI bus. Refer to Chapter 5, *Programmable Function Inputs*, and Chapter 6, *RTSI Trigger*, for more information on the timing I/O pins.

The two counters are identical except for the internal routing of the counter outputs. Refer to section 4.8, *Detailed Description*, for more information on the routing of the counter outputs.

### 4.1.1 Programming the GPCT

To program the GPCT module of the DAQ-STC, read sections 4.2, *Features*, through 4.6, *Programming Information*. As you read the *Programming Information* section, you will need to refer to section 4.7, *Timing Diagrams*. You will also need to consult the register-level programmer manual for the hardware containing the DAQ-STC.

# 4.2 Features

The GPCT module has the following features:

- Two independent 24-bit binary up/down counters
- Count up/count down control via hardware or software
- Programmable counter source and gate selection from 17 signal sources

- Programmable input and output signal polarities
- One-shot, continuous, or tri-state output
- Two banks of dual-load registers that allow seamless frequency and duty cycle changes during double-buffered pulse-train generation
- A counter load register that can increment or decrement on TC, which allows for
  equivalent time sampling (ETS) timing output. ETS is a sampling method for repetitive
  waveforms where the sample point is moved within the cycle. Refer to section 4.4.4.5,

  Pulse Generation for ETS, for more information.
- Interevent (relative) time stamping
- Two sets of save registers to save the counter value via an external control signal or via software command
  - Current count value can be read without affecting circuit operation
- Bus interface support
  - Interrupts based on TC or on active gate edge—rising edge, falling edge, or any edge
  - Secondary interrupts to facilitate a DMA or local CPU interface for timing functions
- Not supported in hardware are BCD counting and time-of-day counting

# 4.3 Simplified Model

The GPCT module contains two identical 24-bit binary up/down counters—general-purpose counters 0 and 1. Figure 4-1 shows a simplified model of the counter.




Figure 4-1. General-Purpose Counter/Timer Simplified Model

Each GPCT counter has a source input (G\_SOURCE), a gate input (G\_GATE), and an up/down control input (G\_UP\_DOWN). When the counter is enabled to count, rising edges on the G\_SOURCE input cause the counter to increment or decrement. The G\_GATE input acts as a general-purpose control signal and can operate as a counter trigger signal, a counter enable, a save signal, a reload signal, an interrupt, an output control signal, a load register select signal, and a counter disarm. The G\_UP\_DOWN input determines whether the counter counts up or down.

The counter outputs are the signals labeled G\_OUT and INTERRUPT. G\_OUT is a counter TC-related signal, which can toggle on every counter TC or can output the counter TC signal directly. INTERRUPT is an interrupt signal routed inside the DAQ-STC to the interrupt control module. Refer to Chapter 8, *Interrupt Control*, for more information. The counter has load registers to reload the counter with new count values. The save registers save the counter contents until they can be read by software.

# 4.4 Counter/Timer Functions

The purpose of the GPCT is to provide counter/timer functions that are improved over those available on the Am9513-based DAQ boards through NI-DAQ, the National Instruments software for data acquisition. Examples of existing counter/timer functions supported by the DAQ-STC are event counting, period measurement, pulsewidth measurement, pulse generation, and pulse-train generation. Enhancements to the existing counter/timer functions include ETS timing output, relative time stamping, and the ability to perform buffered mode operations.

# 4.4.1 Event Counting

In the event-counting functions, the counter counts events on the G\_SOURCE input following the software arm. The software arm occurs when software sets the counter arm bit in the DAQ-STC register map. The following actions are available in event counting:

- G SOURCE increments or decrements the counter.
- G\_GATE indicates when to start and stop counting intervals or when to save the counter contents in the save register.
- The software either reads the counter value asynchronously or reads the save register
  each time the hardware latches the counter value. In the latter case, interrupts notify the
  software that a save has occurred.
- G UP DOWN controls the direction of the counting.

# 4.4.1.1 Simple Event Counting

In simple event counting, the counter counts the number of pulses that occur on the G\_SOURCE signal after the software arm. Software can read the counter contents at any time without disturbing the counting process. Figure 4-2 shows an example of simple event counting where the counter counts five events on G\_SOURCE.




Figure 4-2. Simple Event Counting

# 4.4.1.2 Simple Gated-Event Counting

Simple gated-event counting is similar to simple event counting except that the counting process is gated; that is, halted and resumed via G\_GATE. When G\_GATE is active, the counter counts pulses that occur on the G\_SOURCE signal after the software arm. When G\_GATE is inactive, the counter retains the current count value. Figure 4-3 shows an example of simple gated-event counting where the gate action allows the counter to count only five of the pulses on G\_SOURCE.




Figure 4-3. Simple Gated-Event Counting

# 4.4.1.3 Buffered Noncumulative Event Counting

Buffered noncumulative event counting is similar to simple event counting except that there are multiple counting intervals. The G\_GATE signal indicates the boundary between consecutive counting intervals. The counter counts the number of pulses that occur on the

G\_SOURCE signal after the software arm. Each active edge of the G\_GATE signal latches the count value for the current counting interval into the hardware (HW) save register and reloads the counter with the initial value to begin the next counting interval. An interrupt notifies the CPU after each counting interval so that the interrupt software can read the result from the HW save register. Figure 4-4 shows buffered noncumulative event counting with two counting intervals. Three events are counted in each of the two counting intervals.




Figure 4-4. Buffered Noncumulative Event Counting

# 4.4.1.4 Buffered Cumulative Event Counting

Buffered cumulative event counting is similar to simple event counting except that the G\_GATE signal indicates when to save the counter value to the HW save register. The active G\_GATE edge latches the count value into the HW save register. Counting continues uninterrupted regardless of the G\_GATE activity. An interrupt notifies the CPU after each active G\_GATE edge so that the interrupt software can read the result from the HW save register. Figure 4-5 shows cumulative event counting where the gate action causes the HW save register to save the counter contents twice.




Figure 4-5. Cumulative Event Counting

# 4.4.1.5 Relative Position Sensing

In relative position sensing, the counter tracks the relative position of an object. Two types of events are possible—movement in the positive direction and movement in the negative direction. The positive movement event is an active edge transition on the G\_SOURCE input while G\_UP\_DOWN is high. The negative movement event is an active edge transition on the G\_SOURCE input while G\_UP\_DOWN is low. The software initially loads the counter with a value corresponding to the initial position of the object. Positive movement events cause the counter to increment and negative movement events cause the counter to decrement. Upon reaching TC, the counter rolls over. The user can obtain the relative position of the object at any time by asynchronously reading the counter value. Figure 4-6 shows an example of relative position sensing.




Figure 4-6. Relative Position Sensing

### 4.4.2 Time Measurement

In the time-measurement functions, the counter uses G\_SOURCE as a timebase to measure the time interval between events on the G\_GATE signal. The following actions are available in time measurement:

- Rising edges on G\_SOURCE can increment or decrement the counter during the measurement interval.
- Counting can begin and end on any two of the G\_GATE edges—active, inactive, or either.
- The HW save register can save the counter value upon the completion of the measurement.

# 4.4.2.1 Single-Period Measurement

In single-period measurement, the counter uses G\_SOURCE to measure the period of the signal present on the G\_GATE input. The counter counts the number of rising edges that occur on G\_SOURCE between two active edges of G\_GATE. At the completion of the period interval for G\_GATE, the HW save register latches the counter value for software read.

Figure 4-7 shows a single-period measurement where the period of G\_GATE is five G\_SOURCE rising edges.





Figure 4-7. Single-Period Measurement

# 4.4.2.2 Single-Pulsewidth Measurement

In single-pulsewidth measurement, the counter uses G\_SOURCE to measure the pulsewidth of the signal present on the G\_GATE input. The counter counts the number of rising edges that occur on G\_SOURCE while the G\_GATE signal remains in an active state. At the completion of the pulsewidth interval for G\_GATE, the HW save register latches the counter value for software read. Figure 4-8 shows a single-pulsewidth measurement where the pulsewidth of G\_GATE is five G\_SOURCE rising edges.



**Figure 4-8.** Single-Pulsewidth Measurement

### 4.4.2.3 Buffered Period Measurement

Buffered period measurement is similar to single-period measurement, except that measurements are taken for multiple periods. The counter uses G\_SOURCE to measure the time interval between two active edges of the signal present on the G\_GATE input, counting the number of rising edges that occur on G\_SOURCE between each pair of active edges of G\_GATE. At the completion of each period interval for G\_GATE, the HW save register

latches the counter value for software read. An interrupt notifies the CPU after each period so that the interrupt software can read the value in the HW save register. Figure 4-9 shows two periods of a buffered period measurement where the period is three G\_SOURCE rising edges.




Figure 4-9. Buffered Period Measurement

# 4.4.2.4 Buffered Semiperiod Measurement

Buffered semiperiod measurement is similar to buffered period measurement, except that the measurements are taken over every semiperiod. The counter uses G\_SOURCE to measure each half-period of the signal present on the G\_GATE input, counting the number of rising edges that occur on G\_SOURCE while G\_GATE remains in an active and in an inactive state. At the completion of each semiperiod interval for G\_GATE, the HW save register latches the count value for software read. An interrupt notifies the CPU after each semiperiod so that the interrupt software can read the value in the HW save register. Figure 4-10 shows three semiperiods of a buffered semiperiod measurement where the first semiperiod is three G\_SOURCE rising edges, the second semiperiod is one G\_SOURCE rising edge, and the final semiperiod is two G\_SOURCE rising edges. Notice that you do not know whether the first value is saved on a rising edge or a falling edge.




Figure 4-10. Buffered Semiperiod Measurement

### 4.4.2.5 Buffered Pulsewidth Measurement

Buffered pulsewidth measurement is similar to single-pulsewidth measurement, except that the measurements are taken over multiple pulses. The counter uses G\_SOURCE to measure the pulsewidth of the signal present on the G\_GATE input, counting the number of rising edges that occur on G\_SOURCE while G\_GATE remains in an active state. At the completion of each pulsewidth interval for G\_GATE, the HW save register latches the counter value for software read. An interrupt notifies the CPU after each period so that the interrupt software can read the value in the HW save register. Figure 4-11 shows two pulsewidths of a buffered pulsewidth measurement where the first pulsewidth is three G\_SOURCE rising edges and the second pulsewidth is two G\_SOURCE rising edges.




Figure 4-11. Buffered Pulsewidth Measurement

### 4.4.3 Pulse Generation

In the pulse generation functions, the counter generates a single pulse of specified duration following the software arm. The software arm occurs when software sets the counter arm bit in the DAQ-STC register map. The following actions are available in pulse generation:

- The counter uses G SOURCE as a timebase to generate the pulse.
- The user specifies the pulse parameters in terms of periods of the G\_SOURCE input.
- G\_GATE can serve as a trigger signal to generate a pulse after the first active gate edge, or after each active gate edge.
- An alternate output mode is provided so that G\_OUT outputs two counter TC pulses, instead of a single long pulse.

# 4.4.3.1 Single Pulse Generation

The single pulse generation function generates a single pulse with programmable delay and programmable pulsewidth following the software arm. The counter uses G\_SOURCE as a timebase to generate the pulse, so you specify the pulse parameters in terms of periods of the G\_SOURCE input. Software implements pulse generation by loading the delay value into the counter, loading the pulsewidth value into the load register, and programming the counter

output G\_OUT to change states on counter TC. Figure 4-12 shows the generation of a single pulse with a pulse delay of four and a pulsewidth of three.





Figure 4-12. Single Pulse Generation

# 4.4.3.2 Single Triggered Pulse Generation


Single triggered pulse generation is similar to single pulse generation except that G\_GATE provides a trigger function. An active G\_GATE edge following the software arm causes the counter to generate a single pulse with programmable delay and programmable pulsewidth. You should specify the programmable parameters in terms of periods of the G\_SOURCE input. Single triggered pulse generation is implemented in software by loading the delay value into the counter, loading the pulsewidth value into the load register, programming the counter output G\_OUT to change states on counter TC, and configuring G\_GATE to be the trigger signal. Figure 4-13 shows the generation of a single pulse with a pulse delay of four and a pulsewidth of three.



**Figure 4-13.** Single Triggered-Pulse Generation

This function is similar to single triggered pulse generation except that the counter generates a pulse on every active G\_GATE edge following the software arm instead of only on the first occurrence. After the counter arm, every active G\_GATE edge causes the counter to generate a single pulse with programmable delay and programmable pulsewidth. You should specify the programmable parameters in terms of periods of the G\_SOURCE input. Retriggerable single pulse generation is implemented in software by loading the delay value into the counter, loading the pulsewidth value into the primary load register, programming the counter output G\_OUT to change states on counter TC, and configuring the counter to trigger on every G\_GATE. Figure 4-14 shows the generation of two pulses with a pulse delay of five and a pulsewidth of three.

Chapter 4



**Figure 4-14.** Retriggerable Single Pulse Generation

# 4.4.3.4 Buffered Retriggerable Single Pulse Generation

This function is similar to retriggerable single pulse generation except that the software updates the pulse parameters after the generation of each pulse. Following the software arm, every active G\_GATE edge causes the counter to generate a single pulse with programmable delay and programmable pulsewidth. You should specify the programmable parameters in terms of periods of the G\_SOURCE input. After each pulse, an interrupt notifies the CPU so that the interrupt software can load the counter registers with the parameters for the next pulse. Dual load registers provide additional software programming flexibility. Figure 4-15 shows the generation of two buffered pulses. The first pulse has a pulse delay of five and a pulsewidth of three. The second pulse has a pulse delay of six and a pulsewidth of four.




Figure 4-15. Buffered Retriggerable Single Pulse Generation

#### 4.4.4 Pulse-Train Generation

In the pulse-train generation functions, the counter generates a continuous stream of pulses of specified interval and duration following the software arm and an optional hardware trigger. The software arm occurs when software sets the counter arm bit in the DAQ-STC register map. The following actions are available in pulse-train generation:

- Specify the pulse parameters in terms of periods of the G\_SOURCE input.
- The G\_GATE input can serve as a trigger signal to generate a stream of pulses only after the active gate edge occurs.
- The hardware provides an alternate output mode so that G\_OUT outputs two counter TC pulses, instead of a single-long pulse.

### 4.4.4.1 Continuous Pulse-Train Generation

This function generates a sequence of pulses with programmable delay from trigger, pulse interval, and pulsewidth. The counter uses G\_SOURCE as a timebase to generate the pulses, so you specify the programmable parameters in terms of periods of the G\_SOURCE input. Pulse-train generation is implemented in software by loading the pulse parameters into the counter and load resisters, and by programming the counter to switch load registers on every counter TC. Figure 4-16 shows the generation of three pulses with a delay from trigger of three, a pulse interval of four and a pulsewidth of three.




Figure 4-16. Continuous Pulse-Train Generation

### 4.4.4.2 Buffered Static Pulse-Train Generation

This function is similar to continuous pulse-train generation except that the software maintains a software count of the number of pulses that have been generated and stops the pulse generation after a predetermined number of pulses. The G\_GATE active edge causes the counter to generate a sequence of pulses with programmable delay from trigger, pulse interval, and pulsewidth. The counter uses G\_SOURCE as a timebase to generate the pulses, so you specify the programmable parameters in terms of periods of the G\_SOURCE input. After each pulse, an interrupt notifies the CPU so that the interrupt software can increment the software pulse counter. After the desired number of pulses have been output, the software terminates the pulse generation. Figure 4-17 shows the generation of three pulses with a delay from trigger of three, a pulse interval of four and a pulsewidth of three.




Figure 4-17. Buffered Static Pulse-Train Generation

### 4.4.4.3 Buffered Pulse-Train Generation

This function is similar to buffered static pulse-train generation except that the software changes the pulse parameters after the generation of each pulse. The G\_GATE active edge causes the counter to generate a sequence of pulses with programmable delay from trigger, pulse interval, and pulsewidth. The counter uses G\_SOURCE as a timebase to generate the pulses, so you specify the programmable parameters in terms of periods of the G\_SOURCE input. After each pulse, an interrupt notifies the CPU so that the interrupt software can load the parameters for the next pulse into the counter registers. Dual-load registers provide additional software programming flexibility. Figure 4-18 shows the generation of three pulses. The first pulse has a delay from trigger of three and a pulsewidth of three. The second pulse has a pulse interval of four and a pulsewidth of two. The third pulse has a pulse interval of three and a pulsewidth of four.




Figure 4-18. Buffered Pulse-Train Generation

# 4.4.4.4 Frequency Shift Keying (FSK)

FSK is similar to pulse-train generation in that the counter generates a train of pulses. However, in FSK mode the G\_GATE signal modulates the frequency and duty cycle of the output train. The GPCT module implements frequency modulation by allowing the G\_GATE signal to select the load registers. Figure 4-19 shows an example of FSK. When G\_GATE is low, the counter generates a low-frequency signal with a long pulsewidth. When G\_GATE is high, the counter generates a high-frequency signal with a short pulsewidth.





Figure 4-19. Frequency Shift Keying

### 4.4.4.5 Pulse Generation for ETS

In pulse generation for ETS, the counter produces a pulse on the output a specified delay after the first G\_GATE active edge. After each successive G\_GATE active edge, the counter automatically increments or decrements the delay from G\_GATE. This type of waveform can be used in under-sampling applications where a digitizing system can sample repetitive waveforms that are higher in frequency than the Nyquist frequency of the system. For this application, the bandwidth of the track-and-hold limits the useful frequency range, not the A/D converter. The incremental delay parameter is 8-bits wide. On every other counter TC, the counter reloads with the sum of the load register and the 8-bit incremental delay parameter. The counter then stops and waits for the next G\_GATE active edge. This continues until the software issues a disarm command. After each recognized edge of G\_GATE, the counter ignores further edges on G\_GATE until the second counter TC. Figure 4-20 shows an example of pulse generation for ETS. In this figure, the delay from the trigger to the pulse increases after each subsequent G\_GATE active edge.



**Figure 4-20.** Pulse Generation for ETS

# 4.5 Pin Interface

The I/O pins relevant to the counter/timer are listed in the following table. Although the PFI<0..9> and RTSI\_TRIGGER<0..6> pins can be used to input and source GPCT related signals, these pins are discussed in Chapter 5, *Programmable Function Inputs*, and Chapter 6, *RTSI Trigger*, and are not listed in this table.

### **Pin Type Notation:**

 $\begin{array}{ll} IU & TTL \ input, \ pull \ down \ (50 \ k\Omega) \\ IU & TTL \ input, \ pull \ up \ (50 \ k\Omega) \end{array}$ 

B9TU Bidirectional, 9 mA sink, 5 mA source tri-state, pull up (50 k $\Omega$ )
O9TU Output, 9 mA sink, 5 mA source tri-state, pull up (50 k $\Omega$ )

Pin Name	Type	Description
G_OUT0/RTSI_IO	В9ТИ	Counter 0 Output/RTSI IO—Programmed as an input, this pin provides a path to the RTSI_TRIGGER<06> selectors. Programmed as an output, this pin can output the G_OUT signal from general-purpose counter 0 or it can output the signal present on one of the RTSI_TRIGGER<06> lines. Related bitfields: GPFO_0_Output_Select, GPFO_0_Output_Enable, Gi_Output_Mode, Gi_Output_Polarity.
G_OUT1/DIV_TC_OUT	O9TU	Counter 1 Output/DIV Counter Terminal Count—This pin can output the G_OUT signal from general-purpose counter 1 or it can output the internal signal EXT_DIVTC from the AITM for compatibility with an SCXI scan mode. Related bitfields: GPFO_0_Output_Select, GPFO_0_Output_Enable, Gi_Output_Mode, Gi_Output_Polarity.
G_UP_DOWN<01>	ID/IU	Up/Down Controls—These pins are the dedicated up/down controls for the GPCTs. When selected for counter control, logic low indicates count down and logic high indicates count up. These pins are pulled down on the first revision of the DAQ-STC, and pulled up on later revisions. See Appendix D, <i>DAQ-STC Revision History</i> , for DAQ-STC revision information. Related bitfields: Gi_Up_Down.

# 4.6 Programming Information

This section presents programming information specific to the GPCT module. For general information about programming the DAQ-STC, see section 2.6, *Programming Information*.

# 4.6.1 Programming for a GPCT Operation

This section will give programming sequences you should perform if you want to use the features of the DAQ-STC general-purpose counters. The programming sequences will be developed in a bottom-up fashion, so that reading this section from the beginning to the end will give you overview of the full functionality of the DAQ-STC general-purpose counters. If you are interested in a specific application, you should feel free to skip over parts of the text that you find irrelevant.

Most of the programming sequences presented here must be executed exactly as shown. *Bitfield assignment* is a pseudocode instruction of the form <bitfield name> = <value>. Pseudocode sequences enclosed in braces that contain only bitfield assignments can normally be executed in any order, or simultaneously, if possible. If the sequence must be executed in the exact order, the character  $\sum$  marks the boundary between two groups of assignments that have to be executed sequentially. For example, in the following pseudo-code, the first bitfield assignment must be performed first; the second and third assignments may then be executed in any order, but the fourth bitfield assignment must be executed after the second and the third bitfield assignments. Other programming constructs, such as if-then, should be executed in the order shown.

# 4.6.1.1 Overview

The DAQ-STC contains two general-purpose counters—general-purpose counter 0 and general-purpose counter 1. The two general-purpose counters are designed to be used in various applications.

Each general-purpose counter is equipped with two save registers and two banks of load registers. Every bank of load registers contains two load registers. The two banks of load registers are called bank X and bank Y. The two load registers in each bank are called load register A and load register B. The two save registers are used for saving the contents of the counter; they are called the HW save register and the save register.

### 4.6.1.2 Notation

In this section, Gi refers to bitfields pertaining to either one of the two general-purpose counters. The notation will be used consistently for a single general-purpose counter within each individual programming sequence. Gj will be used for references to the other general-purpose counter.

To summarize, Gi can denote general-purpose counter 0 or general-purpose counter 1 in any programming sequence; if Gi is denoting general-purpose counter 0, then Gj is denoting general-purpose counter 1; if Gi is denoting general-purpose counter 1, then Gj is denoting general-purpose counter 0.

# 4.6.1.3 Resetting

Use this function to reset the GPCT.

```
Function Gi_Reset_All

{
    Gi_Reset = 1;
    Gi_Mode_Register = 0;
    Gi_Command_Register = 0;
    Gi_Input_Select_Register = 0;
    Gi_Autoincrement_Register = 0;
    Gi_TC_Interrupt_Enable = 0;
    Gi_Gate_Interrupt_Enable = 0;
    Gi_Synchronized_Gate = 1;
    Gi_Gate_Error_Confirm = 1;
    Gi_TC_Error_Confirm = 1;
    Gi_TC_Interrupt_Ack = 1;
    Gi_Gate_Interrupt_Ack = 1;
    Gi_Autoincrement = 0;
}
```

# 4.6.1.4 Arming

Use the following function to arm the counter after the programming sequence is complete. This function will cause the counter to begin the programmed operation.

```
Function Gi_Arm_All
{
     Gi_Arm = 1;
}
```

### 4.6.1.5 Simple Event Counting

Simple event counting is an application in which a general-purpose counter counts the edges of its source signal. Progress of counting is observed by monitoring the counter contents, which is achieved by using the software save command and a save register. One variation of this application, called simple gated event counting, allows you to select a gate signal to pause and resume counting.

# Note Simple event counting mimics the behavior of the NI-DAQ functions for the Am9513 counter chip.

The only possible error condition is rollover. Rollover occurs when the counter attempts to count below 0 (underflow) or above 0xFFFFFF hex (overflow). When rollover occurs, the counter continues counting with the wrap-around counter value, which is defined to be 0xFFFFFF hex for underflow and 0 for overflow. The rollover condition can be checked, but you can not tell how many rollovers have occurred.

If your application requires counting that exceeds the capabilities of a single general-purpose counter, you may decide to use one general-purpose counter for normal counting, and the other general-purpose counter for counting the first counter TC. Alternatively, you can enable the TC interrupt and use the corresponding interrupt service program to expand the counter width in software. You can use the error-detection mechanism associated with this interrupt to check for any interrupts not being serviced in time; that is, the DAQ-STC will let you know if your system is unable to keep up with the counting.

Use the following function to program a counter for simple event counting. Program the Gi\_Source to select the signal on which you want to count events. Program the Gi\_Gate to select the gating signal (for simple gated event counting) or logic low.

```
Gi\_Gate\_Polarity = 0 (disable inversion) or 1 (enable inversion);
    Gi_Output_Mode = 1 (one clock cycle output) or 2 (toggle on TC) or 3 (toggle on TC
                          or gate);
    Gi Loading On Gate = 0;
    Gi_Loading_On_TC = 0;
    Gi Gating Mode = 1;
    Gi Gate On Both Edges = 0;
    Gi\_Trigger\_Mode\_For\_Edge\_Gate = 2;
    Gi\_Stop\_Mode = 0;
    Gi_Counting_Once = 0;
    Gi_Up_Down = 0 (down counting) or 1 (up counting);
    Gi_Bank_Switch_Enable = 0;
    Gi Bank Switch Mode = 0;
    Gi\_TC\_Interrupt\_Enable = 0;
    Gi\_Gate\_Interrupt\_Enable = 0;
}
```

# 4.6.1.6 Buffered Event Counting

Buffered event counting is an application in which a general-purpose counter counts the edges of its source signal. Progress of counting is observed by monitoring the counter contents, at points of interest. This is achieved by using the HW save register and interrupts. We define two modes of operation for this application: noncumulative mode and cumulative mode. In noncumulative mode, the counter is reloaded every time its contents are saved due to the gate action. In cumulative mode, the counter's contents are saved by the gate, but the counter keeps counting.

Noncumulative mode is useful if you are interested in the number of events between two *controlling events*. Cumulative mode is useful if you are interested in monitoring progress in terms of events.

One interesting application is periodic event-count monitoring. For example, you may be interested in the number of events that happened every second. You can do this by programming Gi for buffered event counting and Gj for pulse generation, and then using the Gj output as the Gi gate.

Possible error conditions are rollover, gate acknowledge latency error, and stale data error (in noncumulative mode). Rollover is explained in section 4.4.1.1, *Simple Event Counting*. The gate acknowledge latency error occurs if the interrupt service program (ISR) does not manage to read the value in the HW save register before the next hardware save. In noncumulative mode, the stale data error occurs if there are two gate edges without an intervening source edge, indicating that the gave event was too quick to be measured. In cumulative mode, the stale data error is ignored because the gate actions do not affect the counter contents, so that the HW save register always contains the correct value.

Use this function to program a counter for buffered event counting. Program the Gi\_Source to select the signal on which you want to count events. Program the Gi\_Gate to select the signal that causes the counter contents to be saved.

```
Function Gi_Buffered_Event_Counting
   Gi Load Source Select = 0;
   Gi Load A = initial counter value;
   Gi Load = 1;
   Gi Source Select = 0 (G IN TIMEBASE1) or 1 through 10 (PFI<0..9>) or
                       11 through 17 (RTSI_TRIGGER<0..6>) or 18 (IN_TIMEBASE2)
                       or 19 (other G TC);
   Gi Source Polarity = 0 (count rising edges) or 1 (count falling edges);
   Gi Gate Select = 1 through 10 (PFI<0..9>) or 11 through 17
                     (RTSI_TRIGGER<0..6>) or 18 (AI START2) or 19 (UI2_TC) or
                     20 (other G_TC) or 21 (AI START1) or 31 (logic low);
   Gi OR Gate = 0;
   Gi_Output_Polarity = 0 (active low) or 1 (active high);
   Gi Gate Select Load Source = 0;
   Gi Gate Polarity = 0 (disable inversion) or 1 (enable inversion);
   Gi_Dutput_Mode = 1 (one clock cycle output) or 2 (toggle on TC) or
                       3 (toggle on TC or gate);
   Gi Reload Source Switching = 1:
   If (buffered cumulative event counting) then
        Gi Loading On Gate = 0;
   Else
        /*Buffered noncumulative event counting*/
        Gi_Loading_On_Gate = 1;
   Gi Loading On TC = 0;
   Gi\_Gating\_Mode = 2;
   Gi Gate On Both Edges = 0;
   Gi_Trigger_Mode_For_Edge_Gate = 3;
   Gi Stop Mode = 0;
   Gi Counting Once = 0;
   Gi\_Up\_Down = 0 (down counting) or 1 (up counting) or 2 (controlled by
                      G UP DOWNi) or 3 (controlled by the internal gate value);
   Gi Bank Switch Enable = 0;
   Gi Bank Switch Mode = 0;
   Gi TC Interrupt Enable = 0;
   Gi Gate Interrupt Enable = 1;
}
```

The gate interrupt notifies the CPU after each counting interval so that the ISR can read the results from the HW save register. In noncumulative mode, the ISR checks for a stale data error, indicating that the gate action was too quick to be measured by the source clock. In this case, the ISR ignores the counter value and writes 0 into the buffer. Once the value from the read is stored in the buffer, the ISR checks for a rollover error and a gate acknowledge latency error.

Use this function as an ISR for buffered event counting.

```
Function Event_Counting_ISR
Declare variables
                                      /*holds the save register value*/
        save 1.
        g_buffer_done;
                                      /*indicates whether the event counting is complete*/
    save_1 = Gi_HW_Save_Register;
    If (noncumulative mode) then
                                      /*check for stale data in noncumulative mode*/
        If (Gi_Stale_Data_St is 1) then
             /*stale data — no source transitions between two relevant gate edges*/
             save 1=0;
    If (g_buffer_done is 0) AND (buffer is not full) then
        Write save_1 into the current position in the buffer;
        Increment the pointer to the current position in the buffer;
    If (all the points have been written into the buffer) then
        Gi Disarm = 1;
        g_buffer_done = 1;
    Gi Gate Interrupt Ack = 1;
    If (Gi Gate Error St is 1) then
        /*gate acknowledge latency error — hardware saves are too fast*/
        Inform user that a gate acknowledge latency error has occurred;
        Gi\_Gate\_Error\_Confirm = 1;
    If (Gi\_TC\_St is 1) then
        /*rollover error — counter value is not correct*/
        Inform user that a rollover error has occurred;
        Gi\_TC\_Interrupt\_Ack = 1;
```

# 4.6.1.7 Relative Position Sensing

Relative Position Sensing is an application in which a general-purpose counter counts the edges of its source signal, and the counting direction is controlled by a hardware input or by software.

The only possible error condition is rollover. Rollover occurs when the counter attempts to count below 0 (underflow) or above 0xFFFFFF hex (overflow). When rollover occurs, the counter continues counting with the wrap-around counter value, which is defined to be 0xFFFFFF hex for underflow and 0 for overflow. The rollover condition can be checked, but you can not tell whether the rollover was caused by underflow or overflow.

Use this function to program a counter for relative position sensing. Program the Gi\_Source to select the signal on which you want to count events. For relative position sensing controlled by a hardware input, input the hardware up/down control signal on the G\_UP\_DOWNi pin. For relative position sensing controlled by software, set Gi\_Up\_Down = 0 for initial down counting or Gi\_Up\_Down = 1 for initial up counting. After the counter is armed, the count direction can be changed in software by writing to Gi\_Up\_Down.

```
Function Relative_Position_Sensing
    Gi Load Source Select = 0;
    Gi_Load_A = initial counter value;
    Gi Load = 1;
    Gi Source Select = 0 (G IN TIMEBASE1) or 1 through 10 (PFI<0..9>) or
                          11 through 17 (RTSI TRIGGER<0..6>) or
                          18 (IN TIMEBASE2) or 19 (other G TC);
    Gi Source Polarity = 0 (count rising edges) or 1 (count falling edges);
    Gi Gate Select = 0;
    Gi_OR_Gate = 0;
    Gi Output Polarity = 0 (active low) or 1 (active high);
    Gi_Gate_Select_Load_Source = 0;
    Gi Gate\_Polarity = 0 (disable inversion) or 1 (enable inversion);
    Gi Output Mode = 1 (one clock cycle output) or 2 (toggle on TC) or
                          3 (toggle on TC or gate);
    Gi Reload Source Switching = 1;
    Gi Loading On Gate = 0;
    Gi_Loading_On_TC = 0;
    Gi\_Gating\_Mode = 2;
    Gi Gate On Both Edges = 0;
    Gi_Trigger_Mode_For_Edge_Gate = 3;
    Gi\_Stop\_Mode = 0;
    Gi Counting Once = 0;
    If (hardware controlled relative position sensing) then
```

```
{
    Gi_Up_Down = 2;
}
Else
{
    /*Software-controlled relative position sensing*/
    Gi_Up_Down = 0 (down counting) or 1 (up counting);
}
Gi_Bank_Switch_Enable = 0;
Gi_Bank_Switch_Mode = 0;
Gi_TC_Interrupt_Enable = 0;
Gi_Gate_Interrupt_Enable = 0;
}
```

# 4.6.1.8 Single-Period and Pulsewidth Measurement

Single-period and pulsewidth measurement are applications in which a general-purpose counter counts the edges of its source signal, normally a clock, between successive pairs of gate events. Counter contents are saved at the second of the gate events for later retrieval.

Note

The second of the gate events may also be the first gate event in the next pair.

Single-period measurement mimics the behavior of the NI-DAQ functions for the Am9513 counter chip.

In single-period measurement, source edges are counted between successive pairs of active gate edges. In single pulsewidth measurement, source edges are counted between the time the gate signal reaches the active level and the time the gate signal reaches the inactive level.

The only possible error condition is rollover. Rollover is explained in section 4.4.1.1, *Simple Event Counting*.

Use this function to program a counter for a single-period measurement or single pulsewidth measurement. Program the  $Gi_Source$  to select the signal that you want to use as a reference clock. Program the  $Gi_Gate$  to select the signal on which you want to measure the period or pulsewidth.

```
Function Single_Period_And_Pulse_Width_Measurement {  Gi\_Load\_Source\_Select = 0; \\ Gi\_Load\_A = initial counter value; \\ \sum \\ Gi\_Load = 1; \\ \sum
```

```
Gi\_Source\_Select = 0 (G\_IN\_TIMEBASE1) or 1 through 10 (PFI<0..9>) or
                   11 through 17 (RTSI_TRIGGER<0..6>) or 18 (IN_TIMEBASE2)
                  or 19 (other G TC);
Gi Source Polarity = 0 (count rising edges) or 1 (count falling edges);
Gi_Gate_Select = 1 through 10 (PFI<0..9>) or 11 through 17 (RTSI_TRIGGER<0..6>)
                 or 18 (AI START2) or 19 (UI2 TC) or 20 (other G TC) or
                 21 (AI START1) or 31 (logic low);
Gi OR Gate = 0;
Gi Output Polarity = 0 (active low) or 1 (active high);
Gi Gate Select Load Source = 0;
Gi\_Gate\_Polarity = 0 (disable inversion) or 1 (enable inversion);
Gi_Output_Mode = 1 (one clock cycle output) or 2 (toggle on TC) or
                   3 (toggle on TC or gate);
If (single-period measurement) then
    Gi Reload Source Switching = 1;
    Gi_Loading_On_Gate = 0;
    Gi_Loading_On_TC = 0;
    Gi Gating Mode = 2;
    Gi Gate On Both Edges = 0;
    Gi_Trigger_Mode_For_Edge_Gate = 0;
    Gi Stop Mode = 0;
    Gi Counting Once = 2;
    Gi Up Down = 1;
Else
    /*Single pulsewidth measurement*/
    Gi_Reload_Source_Switching = 0;
    Gi Loading On Gate = 1;
    Gi Loading On TC = 0;
    Gi\_Gating\_Mode = 1;
    Gi Gate On Both Edges = 0;
    Gi_Trigger_Mode_For_Edge Gate = 2:
    Gi\_Stop\_Mode = 0;
    Gi Counting Once = 2;
    Gi Up Down = 1;
Gi Bank Switch Enable = 0;
Gi Bank Switch Mode = 0:
Gi\_TC\_Interrupt\_Enable = 0;
Gi Gate Interrupt Enable = 0;
```

}

# 4.6.1.9 Buffered Period, Semiperiod, and Pulsewidth Measurement

Buffered period measurement, buffered semiperiod measurement, and buffered pulsewidth measurement are applications in which a general-purpose counter counts the edges of its source signal, normally a clock, over multiple counting intervals. Progress of counting is observed by monitoring the counter contents at points of interest, that is, on a specified gate event. This is achieved by using the HW save register and interrupts.

In buffered period measurement, source edges are counted between successive pairs of active gate edges. In buffered semiperiod measurement, source edges are counted between each gate transition. In buffered pulsewidth measurement, source edges are counted between the time the gate signal reaches the active level and the time the gate signal reaches the inactive level.

Possible error conditions are rollover, gate acknowledge latency error, and stale data error. Rollover is explained in section 4.4.1.1, *Simple Event Counting*. The gate acknowledge latency and stale data errors are explained in section 4.6.1.6, *Buffered Event Counting*.

Use this function to program a counter for a buffered period measurement, buffered semiperiod measurement, or buffered pulsewidth measurement. Program the Gi\_Source to select the signal that you want to use as a reference clock. Program the Gi\_Gate to select the signal on which you want to measure the period, semiperiod, or pulsewidth.

```
Function Buffered_Period_And_Semi_Period_And_Pulse_Width_Measurement
    Gi Load Source Select = 0;
    Gi Load A = initial counter value;
    Gi_Load = 1;
    Gi Source Select = 0 (G IN TIMEBASE1) or 1 through 10 (PFI<0..9) or
                       11 through 17 (RTSI_TRIGGER<0..6>) or 18 (IN_TIMEBASE2)
                       or 19 (other G TC);
    Gi Source Polarity = 0 (count rising edges) or 1 (count falling edges);
    Gi_Gate_Select = 1 through 10 (PFI<0..9>) or 11 through 17 (RTSI_TRIGGER<0..6>)
                     or 18 (AI START2) or 19 (UI2\_TC) or 20 (other G\_TC) or
                     21 (AI START1) or 31 (Logic low);
    Gi OR Gate = 0;
    Gi_Output_Polarity = 0 (active low) or 1 (active high);
    Gi Gate Select Load Source = 0;
    Gi Gate Polarity = 0 (disable inversion) or 1 (enable inversion);
    Gi_Output_Mode = 1 (one clock cycle output) or 2 (toggle on TC) or
                       3 (toggle on TC or gate);
    Gi_Reload_Source_Switching = 0;
    Gi Loading On Gate = 1;
    Gi_Loading_On_TC = 0;
```

```
If (buffered period measurement) then
    Gi Gating Mode = 2;
    Gi Gate On Both Edges = 0;
Else if (buffered semiperiod measurement) then
    Gi\_Gating\_Mode = 3;
    Gi\_Gate\_On\_Both\_Edges = 1;
Else
    /*Buffered pulsewidth measurement*/
    Gi\_Gating\_Mode = 1;
    Gi\_Gate\_On\_Both\_Edges = 0;
}
Gi_Trigger_Mode_For_Edge_Gate = 3;
Gi Stop Mode = 0;
Gi Counting Once = 0;
Gi_Up_Down = 1;
Gi Bank Switch Enable = 0;
Gi_Bank_Switch_Mode = 0;
Gi\_TC\_Interrupt\_Enable = 0;
Gi\_Gate\_Interrupt\_Enable = 1;
```

The gate interrupt notifies the CPU after each counting interval so that the ISR can read the results from the HW save register. The ISR first checks for a stale data error, indicating that the gate action was too quick to be measured by the source clock. In this case, the ISR ignores the counter value and writes 0 into the buffer. The ISR then checks for a rollover error and a gate acknowledge latency error.

Use this function as an ISR for buffered period, semiperiod, and pulsewidth measurement.

}

```
{
    Write save_1 into the current position in the buffer;
    Increment the pointer to the current position in the buffer;
}
If (all the points have been written into the buffer) then
{
    Gi_Disarm = 1;
    g_buffer_done = 1;
}
Gi_Gate_Interrupt_Ack = 1;
If (Gi_Gate_Error_St is 1) then
{
    /*gate acknowledge latency error — hardware saves are too fast*/
    Inform user that a gate acknowledge latency error has occurred;
    Gi_Gate_Error_Confirm = 1;
}
If (Gi_TC_St is 1) then
{
    /*rollover error — counter value is not correct*/
    Inform user that a rollover has occurred;
    Gi_TC_Interrupt_Ack = 1;
}
```

### 4.6.1.10 Pulse and Continuous Pulse-Train Generation

In pulse generation a counter generates a single pulse of specified duration and specified delay. In continuous pulse-train generation, a counter generates a rectangular waveform of specified frequency and duty cycle.

Three modes of operation are defined for pulse generation: single-pulse generation, single-triggered pulse generation, and retriggerable single-pulse generation. In single-pulse generation, the pulse is generated based on the software arm signal. In single-triggered pulse generation, the pulse is generated based on a hardware trigger. In retriggerable single pulse generation, a pulse is generated on each hardware trigger active edge. A fourth mode of operation, buffered retriggerable single pulse generation, is defined for the hardware but is not supported in this programming section.

# Note Pulse and continuous pulse-train generation mimic the behavior of the NI DAQ functions for the Am9513 counter chip.

No errors are detected in these applications. Use this function to program a counter for single pulse generation, single-triggered pulse generation, or retriggerable single pulse generation. Program the Gi\_Source to select the signal that you want to use as a reference clock. For single-triggered pulse generation and retriggerable single pulse generation, program Gi\_Gate to select the signal that you want to use as a hardware trigger.

```
Function Single_Pulse_Generation
    Gi Load Source Select = 0;
    If (single pulse generation) then
        Gi\_Load\_A = delay from software arm to first edge of pulse - 1;
    Else
        /*Single-triggered pulse generation or retriggerable single pulse generation*/
        Gi Load A = delay from hardware trigger to first edge of pulse - 1;
    \Sigma
    Gi Load = 1:
    Gi\_Load\_B = pulsewidth - 1;
    Gi Load Source Select = 1;
    Gi\_Source\_Select = 0 (G_IN_TIMEBASE1) or 1 through 10 (PFI<0..9>) or
                        11 through 17 (RTSI_TRIGGER<0..6>) or 18 (IN_TIMEBASE2)
                       or 19 (other G TC);
    Gi_Source_Polarity = 0 (count rising edges) or 1 (count falling edges);
    Gi Gate Select = 1 through 10 (PFI<0..9>) or 11 through 17 (RTSI TRIGGER<0..6>)
                      or 18 (AI START2) or 19 (UI2 TC) or 20 (other G TC) or
                      21 (AI START1) or 31 (logic low);
    Gi OR Gate = 0;
    Gi Output Polarity = 0 (active low) or 1 (active high);
    Gi_Gate_Select_Load_Source = 0;
    Gi Gate Polarity = 0 (disable inversion) or 1 (enable inversion);
    Gi Output Mode = 1 (one clock cycle output) or 2 (toggle on TC) or
                        3 (toggle on TC or gate);
    Gi_Reload_Source_Switching = 1;
    Gi Loading On Gate = 0;
    Gi_Loading_On_TC = 1;
    If (single pulse generation) then
        Gi\_Gating\_Mode = 0;
    Else
        /*Single-triggered pulse generation or retriggerable single pulse generation*/
        Gi Gating Mode = 2;
    }
    Gi Gate On Both Edges = 0;
    Gi_Trigger_Mode_For_Edge_Gate = 2;
    Gi Stop Mode = 2;
    If (retriggerable single pulse generation) then
```

```
{
    Gi_Counting_Once = 0;
}
Else
{
    /*Single pulse generation or single-triggered pulse generation*/
    Gi_Counting_Once = 1;
}
Gi_Up_Down = 0;
Gi_Bank_Switch_Enable = 0;
Gi_Bank_Switch_Mode = 0;
Gi_TC_Interrupt_Enable = 0;
Gi_Gate_Interrupt_Enable = 0;
}
```

Use this function to program a counter for continuous pulse-train generation. Program the Gi\_Source to select the signal that you want to use as a reference clock. Program the Gi\_Gate to select the signal that you want to use as a hardware trigger.

```
Function Continuous_Pulse_Train_Generation
    Gi Load Source Select = 0;
    Gi_Load_A = delay from hardware trigger to first edge of pulse - 1;
    Gi_Load = 1;
    Gi Load A = pulse interval - 1;
    Gi_Load_B = pulsewidth - 1;
    Gi Load Source Select = 1;
    Gi Source Select = 0 (G IN TIMEBASE1) or 1 through 10 (PFI<0..9) or
                       11 through 17 (RTSI_TRIGGER<0..6>) or 18 (IN_TIMEBASE2)
                       or 19 (other G_TC);
    Gi Source Polarity = 0 (count rising edges) or 1 (count falling edges);
    Gi_Gate_Select = 1 through 10 (PFI(0:9)) or 11 through 17 (RTSI_TRIGGER<0..6>) or
                     18 (AI START2) or 19 (UI2_TC) or 20 (other G_TC) or
                     21 (AI START1) or 31 (logic low);
    Gi OR Gate = 0;
    Gi_Output_Polarity = 0 (active low) or 1 (active high);
    Gi Gate Select Load Source = 0;
    Gi Gate Polarity = 0 (disable inversion) or 1 (enable inversion);
    Gi Output Mode = 1 (one clock cycle output) or 2 (toggle on TC) or
                       3 (toggle on TC or gate);
    Gi_Reload_Source_Switching = 1;
    Gi Loading On Gate = 0;
    Gi_Loading_On_TC = 1;
    Gi\_Gating\_Mode = 2;
    Gi Gate On Both Edges = 0;
    Gi Trigger Mode For Edge Gate = 2;
```

```
Gi_Stop_Mode = 0;

Gi_Counting_Once = 0;

Gi_Up_Down = 0;

Gi_Bank_Switch_Enable = 0 (disable bank switching) or 1 (enable bank switching);

Gi_Bank_Switch_Mode = 0;

Gi_TC_Interrupt_Enable = 0;

Gi_Gate_Interrupt_Enable = 0;
```

If you set Gi\_Bank\_Switch\_Enable to 1 in the function

}

Continuous\_Pulse\_Train\_Generation, you can use this function to change the pulse-generation rate while the pulse-train is in progress. The variable g\_bank\_to\_be\_used indicates the bank to be used and should be initialized to 0.

Two pulse-train generation modes are defined for the hardware but are not supported in this programming section. These are buffered static pulse-train generation and buffered pulse-train generation.

# 4.6.1.11 Frequency Shift Keying

FSK is an application in which a counter is used to generate a rectangular wave whose frequency is controlled by a hardware input. An example is generation of a 300 kHz square wave when the controlling signal has a low logic value and a 500 kHz square wave when the controlling signal has a high logic value. No errors are detected in this application.

Use this function to program a counter for FSK. Program the Gi\_Source to select the signal that you want to use as a reference clock. Program the Gi Gate to select the signal that is to be used as a hardware input to control the frequency.

```
Function Frequency_Shift_Keying
    Gi Load Source Select = 0;
    Gi_Load_A = delay from software arm to first edge of pulse - 1;
    Gi Load = 1;
    Gi Load A = pulse interval for inactive gate - 1;
    Gi Load B = pulsewidth for inactive gate - 1;
    Gi Load Source Select = 1;
    Gi Bank Switch Enable = 1;
    Gi Load A = pulse interval for active gate - 1;
    Gi\_Load\_B = pulsewidth for active gate - 1;
    Gi Source Select = 0 (G IN TIMEBASE1) or 1 through 10 (PFI<0..9) or
                       11 through 17 (RTSI_TRIGGER<0..6>) or 18 (IN_TIMEBASE2)
                       or 19 (other G_TC);
    Gi Source Polarity = 0 (count rising edges) or 1 (count falling edges);
    Gi Gate Select = 1 through 10 (PFI<0..9>) or 11 through 17 (RTSI TRIGGER<0..6>)
                      or 18 (AI START2) or 19 (UI2_TC) or 20 (other G_TC) or
                      21 (AI START1) or 31 (logic low);
    Gi OR Gate = 0:
    Gi_Output_Polarity = 0 (active low) or 1 (active high);
    Gi Gate Select Load Source = 1;
    Gi Gate Polarity = 0 (disable inversion) or 1 (enable inversion);
    Gi Output Mode = 1 (one clock cycle output) or 2 (toggle on TC) or
                       3 (toggle on TC or gate);
    Gi Reload Source Switching = 1;
    Gi Loading On Gate = 0;
    Gi_Loading_On_TC = 1;
    Gi Gating Mode = 1;
    Gi Gate On Both Edges = 0;
    Gi Trigger Mode For Edge Gate = 3:
    Gi 	ext{ Stop Mode} = 0;
    Gi Counting Once = 0;
    Gi Up Down = 0;
    Gi Bank Switch Enable = 1;
    Gi_Bank_Switch_Mode = 0;
    Gi TC Interrupt Enable = 0;
    Gi_Gate_Interrupt_Enable = 0;
```

}

### 4.6.1.12 Pulse-Train Generation for ETS

ETS is a data acquisition operation in which data on a repetitive waveform with a frequency higher than the Nyquist frequency of the system is obtained by sampling the waveform at instants skewed in relation to the beginning of each wave pulse. The DAQ-STC general-purpose counters can be used to generate timing for ETS.

No errors are detected in these applications. Since the period incrementing circuitry in the DAQ-STC is an adder with no overflow detection, you will not be notified if overflow occurs.

Use this function to program a counter for pulse-train generation for ETS. Program the Gi\_Source to select the signal that you want to use as a reference clock. Program the Gi\_Gate to select the trigger signal that initiates each pulse.

```
Function Pulse Train_Generation_For_ETS
    Gi Autoincrement = increment value for delay from trigger;
    Gi\_Load\_Source\_Select = 0;
    Gi Load A = delay from software arm to first edge of pulse - 1;
    Gi Load = 1;
    Gi Load B = pulsewidth -1;
    Gi Load Source Select = 1;
    Gi\_Source\_Select = 0 (G\_IN\_TIMEBASE1) or 1 through 10 (PFI<0..9>) or
                       11 through 17 (RTSI_TRIGGER<0..6>) or 18 (IN_TIMEBASE2)
                       or 19 (other G TC);
    Gi Source Polarity = 0 (count rising edges) or 1 (count falling edges);
    Gi_Gate_Select = 1 through 10 (PFI<0..9>) or 11 through 17 (RTSI_TRIGGER<0..6>)
                      or 18 (AI START2) or 19 (UI2_TC) or 20 (other G_TC) or
                      21 (AI START1) or 31 (logic low);
    Gi OR Gate = 0;
    Gi Output Polarity = 0 (active low) or 1 (active high);
    Gi Gate Select Load Source = 0;
    Gi\_Gate\_Polarity = 0 (disable inversion) or 1 (enable inversion);
    Gi_Dutput_Mode = 1 (one clock cycle output) or 2 (toggle on TC) or
                       3 (toggle on TC or gate);
    Gi_Reload_Source_Switching = 1;
    Gi_Loading_On_Gate = 0;
    Gi Loading On TC = 1;
    Gi\_Gating\_Mode = 2;
    Gi\_Gate\_On\_Both\_Edges = 0;
    Gi Trigger Mode For Edge Gate = 2;
    Gi\_Stop\_Mode = 2;
    Gi\_Counting\_Once = 0;
    Gi Up Down = 0;
    Gi_Bank_Switch_Enable = 0;
```

```
Gi_Bank_Switch_Mode = 0;
Gi_TC_Interrupt_Enable = 0;
Gi_Gate_Interrupt_Enable = 0;
```

# 4.6.1.13 Reading the Counter Contents

In several functions (for example, simple event counting and relative position sensing) you may want to read the counter contents while the counter is armed and counting. The save register allows you to access the counter contents without disturbing the counting process.

Use this function to read the counter contents while the counter is armed and counting. The function reads the save register value several times in case a read occurs while the save register is being updated.

```
Function Gi_Watch
        Declare variables
                                                   /*first read*/
        save_1,
                                                   /*second read*/
        save_2;
    Gi Save Trace = 0;
    Gi Save Trace = 1;
    /*Read two times*/
    save_1 = Gi_Save_Registers;
    save_2 = Gi_Save_Registers;
    /*If the two values read are not equal, read once more*/
    If (save_1 does not equal save_2) then
        save_1 = Gi_Save_Registers;
    Inform user of the counter contents contained in save_1;
}
```

# 4.6.1.14 Reading the Hardware Save Registers

In pulse width and period measurement applications, you need to read the value in the hardware save registers. The Gi\_Gate\_Interrupt\_St bit will be set whenever a value is saved in the Gi\_HW\_Save\_Registers. This status bit indicates when it is time to read the hardware save registers.

Chapter 4

```
Function Read_Gi_HW_Save_Registers

{
    Declare variables
    save=0;
    /*Read from the AI_Status_1_Register to check the G0_Gate_Interrupt_St or
    read from the AO_Status_1_Register to check the G1_Gate_Interrupt_St.
    If the status bit is set, read the hardware save registers (24 bit value). */

    if (Gi_Gate_Interrupt_St)
    save = Gi_HW_Save_Registers;
}
```

# 4.6.1.15 Enabling the General Purpose Counter/Timer Output Pin

The output pin for each general purpose counter/timer must be enabled before it can be used. This is required for applications such as single or continuous pulse generation.

```
Function Enable_Gi_Out
{
    GPFO_i_Output_Enable=1;
    GPFO_i_Output_Select=0;
}
```

# 4.6.2 Bitfield Descriptions

Bits in the register bit maps are organized into bitfields. A bitfield can contain one or more bits. Only bits with contiguous locations within a register can belong to a bitfield. The high and low pairs of load and save registers for 24-bit counters are also treated as bitfields. The GPCT-related bitfields are described below. Not all bitfields referred to in section 4.6, *Programming Information*, are listed here. To locate a particular bitfield description within this manual, refer to Appendix B, *Register Information*.

### Gi\_Analog\_Trigger\_Reset

```
i = 0 bit: 3 type: Strobe in: G0_Command_Register address: 6 
 i = 1 bit: 3 type: Strobe in: G1_Command_Register address: 7
```

This bit clears the hysteresis registers in the analog trigger circuit. Set this bit to 1 at the time you arm general-purpose counter i if you want to use analog triggering in hysteresis mode for any general-purpose counter i input signal. Before setting this bit to 1, make sure that the analog trigger is not being used by any other part of the DAQ-STC. You should not set this bit to 1 in any other case. This bit is cleared automatically.

### Gi\_Arm

$\boldsymbol{i} = 0$	<b>bit:</b> 0	type: Strobe	in: G0_Command_Register	address: 6
$\boldsymbol{i} = 1$	<b>bit:</b> 0	type: Strobe	in: G1_Command_Register	address: 7

Setting this bit to 1 arms general-purpose counter i. The counter remains armed (and the bit remains set) until it is disarmed, either by hardware or by setting Gi\_Disarm to 1. Related bitfields: Gi\_Disarm.

### Gi\_Arm\_Copy

i = 0	<b>bit:</b> 13	type: Strobe	in: G1_Command_Register	address: 7
i = 1	<b>bit:</b> 13	type: Strobe	in: G0_Command_Register	address: 6

Setting this bit to 1 arms general purpose counter i. The counter remains armed (and the bit remains set) until it is disarmed, either by hardware or by setting  $Gi_D$  is arm to 1. Related bitfields:  $Gi_D$  is arm.

### Gi Armed St

i = 0	<b>bit:</b> 8	type: Read	in: G_Status_Register	address: 4
i = 1	bit: 9	type: Read	in: G_Status_Register	address: 4

This bit indicates whether general-purpose counter *i* is armed:

0: Not armed.

1: Armed.

Related bitfields: Gi\_Arm, Gi\_Arm\_Copy.

### Gi Autoincrement

$\boldsymbol{i} = 0$	<b>bits:</b> <07>	type: Write	in: G0_Autoincrement_Register	address: 68
i = 1	<b>bits:</b> <07>	type: Write	in: G1_Autoincrement_Register	address: 69

This 8-bit register holds a fixed value that is added to the contents of load register A after each counter reload, so that on the next reload the counter will load the incremented value.

You should use the autoincrement feature in pulse-train generation for ETS to automatically increase the pulse delay after each trigger.

### Gi\_Bank\_St

i = 0	<b>bit:</b> 0	type: Read	in: Joint_Status_1_Register	address: 27
i = 1	<b>bit:</b> 1	type: Read	in: Joint_Status_1_Register	address: 27

This bit indicates the load register bank used by general-purpose counter *i*:

0: Bank X.

1: Bank Y.

### Gi Bank Switch Enable

i = 0 bit: 12 type: Write in: G0\_Command\_Register address: 6 i = 1 bit: 12 type: Write in: G1\_Command\_Register address: 7

If the general-purpose counter i is not armed, this bit selects the bank to which you can write:

0: Bank X.

1: Bank Y.

If the general-purpose counter *i* is armed, this bit enables bank switching:

- 0: Disabled.
- 1: Enabled.

### Gi\_Bank\_Switch\_Mode

i = 0 bit: 11 type: Write in: G0\_Command\_Register address: 6 i = 1 bit: 11 type: Write in: G1\_Command\_Register address: 7

This bit selects the source that controls general purpose counter *i* load register bank switching, if bank switching is enabled:

0: Gate.

1: Software.

Related bitfields: Gi\_Bank\_Switch\_Enable, Gi\_Bank\_Switch\_Start.

### Gi\_Bank\_Switch\_Start

i = 0 bit: 10 type: Strobe in: G0\_Command\_Register address: 6 i = 1 bit: 10 type: Strobe in: G1\_Command\_Register address: 7

Setting this bit to 1 indicates load register bank switching on the condition selected by  $Gi_Bank_Switch_Mode$ .

You will typically use this bit in an interrupt service program. This bit is cleared automatically. Related bitfields: Gi\_Bank\_Switch\_Start.

### G*i*\_Counting\_Once

i = 0 bits: <10..11> type: Write in: G0\_Mode\_Register address: 26 i = 1 bits: <10..11> type: Write in: G1\_Mode\_Register address: 27

This bit determines whether the hardware disarms the counter when the counter stops due to a hardware condition:

- 0: No hardware disarm.
- 1: Disarm at the TC that stops counting.
- 2: Disarm at the G\_GATE that stops counting.
- 3: Disarm at the TC or G\_GATE that stops counting, whichever comes first.

### Gi Counting St

i = 0 bit: 2 type: Read in: G\_Status\_Register address: 4 i = 1 bit: 3 type: Read in: G\_Status\_Register address: 4

If general-purpose counter i is armed, this bit indicates whether the counter is counting:

0: No.

1: Yes.

If the counter is not armed, this bit should be ignored. Related bitfields: Gi\_Armed\_St.

### Gi Disarm

i = 0bit: 4type: Strobein: G0\_Command\_Registeraddress: 6i = 1bit: 4type: Strobein: G1\_Command\_Registeraddress: 7

Setting this bit to 1 disarms general-purpose counter *i*. This bit is cleared automatically.

### Gi\_Disarm\_Copy

i = 0bit: 15type: Strobein: G1\_Command\_Registeraddress: 7i = 1bit: 15type: Strobein: G0\_Command\_Registeraddress: 6

Setting this bit to 1 disarms general-purpose counter *i*. This bit is cleared automatically.

### Gi Gate Error Confirm

i = 0 bit: 5 type: Strobe in: Interrupt\_A\_Ack\_Register address: 2
 i = 1 bit: 1 type: Strobe in: Interrupt\_B\_Ack\_Register address: 3

Setting this bit to 1 clears Gi\_Gate\_Error\_St. This bit is cleared automatically. Related bitfields: Gi Gate Error St.

### Gi Gate Error St

i = 0 bit: 14 type: Read in: G\_Status\_Register address: 4 i = 1 bit: 15 type: Read in: G\_Status\_Register address: 4

This bit indicates the detection of a general-purpose counter *i* gate acknowledge latency error:

0: No.

1: Yes.

To clear this bit, set Gi\_Gate\_Error\_Confirm to 1. Related bitfields: Gi\_Gate\_Error\_Confirm.

#### Gi Gate Interrupt Ack

i = 0 bit: 15 type: Strobe in: Interrupt\_A\_Ack\_Register address: 2 i = 1 bit: 15 type: Strobe in: Interrupt\_B\_Ack\_Register address: 3

Setting this bit to 1 clears Gi\_Gate\_Interrupt\_St and acknowledges the gate interrupt request (in either interrupt bank) if the gate interrupt is enabled. This bit is cleared automatically. Related bitfields: Gi\_Gate\_Interrupt\_St.

#### Gi\_Gate\_Interrupt\_Enable

i = 0 bit: 8 type: Write in: Interrupt\_A\_Enable\_Register address: 73 i = 1 bit: 10 type: Write in: Interrupt\_B\_Enable\_Register address: 75

This bit enables the gate interrupt:

0: Disabled.1: Enabled.

The relevant gate edge is:

- Stop edge in case of level gating.
- Active edge (both start and stop) in case of edge gating.

Related bitfields: Gi\_Gating\_Mode, Gi\_Gate\_On\_Both\_Edges.

### Gi\_Gate\_Interrupt\_St

i = 0 bit: 2 type: Read in: AI\_Status\_1\_Register address: 2 i = 1 bit: 2 type: Read in: AO\_Status\_1\_Register address: 3

This bit indicates whether a gate interrupt has occurred in general-purpose counter i:

0: No interrupt.

1: Interrupt request generated.

This bit can be cleared by setting Gi\_Gate\_Interrupt\_Ack to 1. Related bitfields: Gi\_Gate\_Interrupt\_Ack. Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

#### Gi\_Gate\_On\_Both\_Edges

i = 0 bit: 2 type: Write in: G0\_Mode\_Register address: 26 i = 1 bit: 2 type: Write in: G1\_Mode\_Register address: 27

This bit enables you to use both gate edges to generate the gate interrupt and/or to control counter operation:

0: Disabled.

1: Enabled.

This bit also affects where interrupts are generated.

#### Gi\_Gate\_Polarity

i = 0 bit: 13 type: Write in: G0\_Mode\_Register address: 26 i = 1 bit: 13 type: Write in: G1\_Mode\_Register address: 27

This bit selects the polarity of the G\_GATE input signal:

0: Active high.

1: Active low.

#### Gi\_Gate\_Second\_Irq\_Enable

i = 0 bit: 8 type: Write in: Second\_Irq\_A\_Enable\_Register address: 74
 i = 1 bit: 10 type: Write in: Second\_Irq\_B\_Enable\_Register address: 76

This bit enables the gate interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

The relevant gate edge is:

- Stop edge in case of level gating.
- Active edge (both start and stop) in case of edge gating.

Related bitfields: Gi\_Gating\_Mode, Gi\_Gate\_On\_Both\_Edges.

#### Gi Gate Select

i = 0 bits: <7..11> type: Write in: G0\_Input\_Select\_Register address: 36 i = 1 bits: <7..11> type: Write in: G1\_Input\_Select\_Register address: 37

This bitfield selects the G\_GATE source for general-purpose counter *i*:

- 1-10: PFI<0..9>.
- 11-17: RTSI\_TRIGGER<0..6>.
  - 18: The internal analog input signal START2.
  - 19: The internal analog output signal UI2\_TC. See AO\_UPDATE2\_Output\_Toggle.
  - 20: The G\_TC signal from the other general-purpose counter.
  - 21: The internal analog input signal START1.
  - 31: Logic low.

Related bitfields: AO UPDATE2 Output Toggle.

### Gi Gate Select Load Source

i = 0 bit: 12 type: Write in: G0\_Input\_Select\_Register address: 36 i = 1 bit: 12 type: Write in: G1\_Input\_Select\_Register address: 37

Chapter 4

This bit enables the selection of the load register by the counter gate:

0: Disabled.1: Enabled.

When this bit is set to 1, an active gate level selects load register A, and an inactive gate level selects load register B. Also, Gi\_Reload\_Source\_Switching is ignored. This feature can be used only in conjunction with level gating. Related bitfields: Gi\_Gating\_Mode, Gi\_Reload\_Source\_Switching.

#### Gi Gate St

i = 0 bit: 2 type: Read in: Joint\_Status\_1\_Register address: 27 i = 1 bit: 3 type: Read in: Joint\_Status\_1\_Register address: 27

This bit indicates status of the general-purpose counter gate:

0: Inactive gate.

1: Active gate.

This bit can only be used in the level-gating mode. Note that active gate does not always mean high logic. Related bitfields:  $Gi_Gating_Mode$ ,  $Gi_Gate_Polarity$ .

#### G*i\_*Gating\_Mode

i = 0 bits: <0..1> type: Write in: G0\_Mode\_Register address: 26 i = 1 bits: <0..1> type: Write in: G1\_Mode\_Register address: 27

This bit enables and selects the counter gating mode:

- 0: Gating is disabled.
- 1: Level gating.
- 2: Edge gating:
  - Rising edge if Gi\_Gating\_Polarity is set to 0.
  - Falling edge if Gi\_Gating\_Polarity is set to 1.
- 3: Edge gating:
  - Falling edge if Gi\_Gating\_Polarity is set to 0.
  - Rising edge if Gi\_Gating\_Polarity is set to 1.

When Gi\_Gating\_Mode is 0 (gating disabled), gate level is available only for control of counting direction (up/down), and for no other purpose. Related bitfields: Gi\_Gating\_Polarity.

#### Gi HW Save St

i = 0	<b>bit:</b> 12	type: Read	in: Joint_Status_2_Register	address: 29
i = 1	<b>bit:</b> 13	type: Read	in: Joint_Status_2_Register	address: 29

This bit indicates the status of the HW save register for general-purpose counter *i*:

- 0: HW save register is tracing the counter.
- 1: HW save register is latched for later read.

Related bitfields: Gi\_Save\_Trace.

#### Gi HW Save Value

address: 8	in: G0_HW_Save_Registers	type: Read	<b>bits:</b> <07>	$\boldsymbol{i} = 0$
address: 9	in: G0_HW_Save_Registers	type: Read	<b>bits:</b> <015>	
address: 10	in: G1_HW_Save_Registers	type: Read	<b>bits:</b> <07>	i = 1
address: 11	in: G1_HW_Save_Registers	type: Read	<b>bits:</b> <015>	

This bitfield latches the contents of general-purpose counter *i* on the G\_GATE edge appropriate for the selected gating mode. Refer to G*i*\_Gating\_Mode for a discussion of gating modes. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related bitfields: G*i*\_Gating\_Mode.

#### Gi\_Little\_Big\_Endian

i = 0	<b>bit:</b> 9	type: Write	<b>in:</b> G0_Command_Register	address: 6
$\boldsymbol{i} = 1$	<b>bit:</b> 9	type: Write	in: G1_Command_Register	address: 7

This bit selects the load or save register segment to be used for automatic interrupt acknowledgment:

- 0: Low register.
- 1: High register.

Related bitfields: Gi\_Read\_Acknowledges\_Irq, Gi\_Write\_Acknowledges\_Irq.

### Gi\_Load

i = 0	<b>bit:</b> 2	type: Strobe	in: G0_Command_Register	address: 6
i = 1	<b>bit:</b> 2	type: Strobe	in: G1_Command_Register	address: 7

Setting this bit to 1 loads the contents of the selected load register into general-purpose counter *i*. This bit is cleared automatically. Related bitfields: G*i*\_Load\_Source\_Select.

#### Gi Load A

$\boldsymbol{i} = 0$	<b>bits:</b> <07>	type: Write	in: G0_Load_A_Registers	address: 28
	<b>bits:</b> <015>	type: Write	in: G0_Load_A_Registers	address: 29
$\boldsymbol{i} = 1$	<b>bits:</b> <07>	type: Write	in: G1_Load_A_Registers	address: 32
	<b>bits:</b> <015>	type: Write	in: G1_Load_A_Registers	address: 33

This bitfield is load register A for general-purpose counter *i*. If load register A is the selected load register, the counter loads the value contained in this bitfield on  $Gi_L$  oad, on the counter TC, and on the  $G_G$  are induced counter reload condition (if  $G_G$  are located is enabled). The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related Bitfields:  $Gi_L$  Next\_Load\_Source\_St,  $Gi_L$  oad,  $Gi_L$  oading\_On\_Gate.

### Gi\_Load\_B

i = 0	<b>bits:</b> <07>	type: Write	in: G0_Load_B_Registers	address: 30
	<b>bits:</b> <015>	type: Write	in: G0_Load_B_Registers	address: 31
i = 1	<b>bits:</b> <07>	type: Write	in: G1_Load_B_Registers	address: 34
	<b>bits:</b> <015>	type: Write	in: G1_Load_B_Registers	address: 35

This bitfield is load register B for general-purpose counter *i*. If load register B is the selected load register, the counter loads the value contained in this bitfield on  $Gi_L$  oad, on the counter TC, and on the  $G_G$  are induced counter reload condition (if  $G_G$  are located is enabled). The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related Bitfields:  $Gi_L$  Next\_Load\_Source\_St,  $Gi_L$  oad,  $Gi_L$  coading\_On\_Gate.

### Gi\_Load\_Source\_Select

i = 0	<b>bit:</b> 7	type: Write	in: G0_Mode_Register	address: 26
i = 1	<b>bit:</b> 7	type: Write	in: G1_Mode_Register	address: 27

If general-purpose counter i is disarmed, this bit selects the initial counter load register:

0: Load register A.1: Load register B.

The source for subsequent loads depends on  $Gi_Reload_Source_Switching$ . If general-purpose counter i is armed, writing to this bit has no effect. Related bitfields:  $Gi_Reload_Source_Switching$ ,  $Gi_Reload_Source_$ 

#### Gi\_Loading\_On\_Gate

$\boldsymbol{i} = 0$	<b>bit:</b> 14	type: Write	in: G0_Mode_Register	address: 26
i = 1	<b>bit:</b> 14	type: Write	in: G1_Mode_Register	address: 27

This bit determines whether the gate signal causes counter reload:

- 0: Gate signal does not cause counter reload.
- 1: Counter is reloaded on gate edge that stops the counter, unless edge gating is used and Gi\_Trigger\_Mode\_For\_Edge\_Gate is set to 3. In the later case, counter is reloaded on every selected gate edge.

Reloading occurs on active source edge. Notice that it is legal to set both  $Gi_Loading_On_Gate$  and  $Gi_Loading_On_TC$  to 1 simultaneously. Related bitfields:  $Gi_Trigger_Mode_For_Edge_Gate$ .

#### Gi\_Loading\_On\_TC

i = 0	<b>bit:</b> 12	type: Write	in: G0_Mode_Register	address: 26
i = 1	<b>bit:</b> 12	type: Write	in: G1 Mode Register	address: 27

This bit determines the counter behavior on TC:

- 0: Roll over on TC.
- 1: Reload on TC.

Notice that it is legal to set both Gi\_Loading\_On\_Gate and Gi\_Loading\_On\_TC to 1 simultaneously.

#### Gi\_Next\_Load\_Source\_St

i = 0	<b>bit:</b> 4	type: Read	in: G_Status_Register	address: 4
i = 1	bit: 5	type: Read	in: G Status Register	address: 4

This bit indicates the next load source of general-purpose counter i:

- 0: Load register A.
- 1: Load register B.

#### Gi No Load Between Gates St

$\boldsymbol{i} = 0$	<b>bit:</b> 10	type: Read	in: G_Status_Register	address: 4
i = 1	<b>bit:</b> 11	type: Read	in: G_Status_Register	address: 4

This bit indicates that a counter reload did not occur for general-purpose counter i between two relevant G\_GATE edges.

#### Gi OR Gate

i = 0	<b>bit:</b> 13	type: Write	in: G0_Input_Select_Register	address: 36
i = 1	<b>bit:</b> 13	type: Write	in: G1_Input_Select_Register	address: 37

This bit determines whether the selected gate signal is OR-ed with the output of the other general-purpose counter:

0: No.

1: Yes.

You can use setting 1 for hardware-triggered buffered pulse-train generation. The selected gate signal is only OR-ed while the counter is not counting. When the counter is counting, only the output of the other counter applies.

#### Gi Output Mode

i = 0	<b>bits:</b> <89>	type: Write	in: G0_Mode_Register	address: 26
i = 1	<b>bits:</b> <89>	type: Write	in: G1_Mode_Register	address: 27

This bit selects the mode for the G\_OUT signal:

- 0: Reserved.
- 1: TC mode. The counter TC signal appears on G\_OUT.
- Toggle output on TC mode. G\_OUT changes state on the trailing edge of counter TC.
- Toggle output on TC or gate mode. G\_OUT changes state on the trailing edge of counter TC and on the active gate edge. This mode can be used for sequential scanning.

Related bitfields: G*i*\_Output\_Polarity.

#### Gi\_Output\_Polarity

i = 0	<b>bit:</b> 14	type: Write	in: G0_Input_Select_Register	address: 36
i = 1	<b>bit:</b> 14	type: Write	in: G1_Input_Select_Register	address: 37

This bit selects the polarity of the G\_OUT pulse (in the TC mode) or the initial G\_OUT level (in the toggle output mode):

- 0: Active high pulse or initial low level.
- 1: Active low pulse or initial high level.

Related bitfields: Gi\_Output\_Mode.

#### Gi\_Output\_St

i = 0	<b>bit:</b> 0	type: Read	<pre>in: Joint_Status_2_Register</pre>	address: 29
i = 1	<b>bit:</b> 1	type: Read	in: Joint_Status_2_Register	address: 29

This bit indicates the current G\_OUT state (after the polarity selection):

0: Low.

1: High.

Related bitfields: Gi\_Output\_Polarity.

#### Gi Permanent Stale Data St

i = 0	<b>bit:</b> 14	type: Read	<b>in:</b> Joint_Status_2_Register	address: 29
i = 1	<b>bit:</b> 15	type: Read	in: Joint_Status_2_Register	address: 29

This bit indicates the detection of a permanent stale data error:

0: No error.

1: Error.

A permanent stale data error occurs if Gi\_Stale\_Data\_St was set at any time during an interrupt-driven noncumulative-event counting or period-measurement operation. This is useful for after-the-fact error detection.

### Gi\_Read\_Acknowledges\_Irq

$\boldsymbol{i} = 0$	<b>bit:</b> 0	type: Write	<pre>in: G0_Input_Select_Register</pre>	address: 36
i = 1	<b>bit:</b> 0	type: Write	in: G1_Input_Select_Register	address: 37

Setting this bit to 1 causes hardware save register accesses to clear  $Gi\_Gate\_Interrupt\_St$  and to reset the associated interrupt latency error-detection circuitry. To select between the high/low save register, use  $Gi\_Little\_Big\_Endian$ . Do not set this bit to 1 if  $Gi\_Write\_Acknowledges\_Irq$  is set to 1. Related bitfields:  $Gi\_Gate\_Interrupt\_St$ ,  $Gi\_Little\_Big\_Endian$ .

### Gi\_Reload\_Source\_Switching

$\boldsymbol{i} = 0$	<b>bit:</b> 15	type: Write	in: G0_Mode_Register	address: 26
i = 1	<b>bit:</b> 15	type: Write	in: G1_Mode_Register	address: 27

If Gi\_Gate\_Select\_Load\_Source is set to 0, this bit enables load register selection in the following manner:

0: Always use the same load register.

1: Alternate between the two load registers.

Related bitfields: Gi\_Gate\_Select\_Load\_Source.

### Gi Reset

$\boldsymbol{i} = 0$	<b>bit:</b> 2	type: Strobe	in: Joint_Reset_Register	address: 72
i = 1	<b>bit:</b> 3	type: Strobe	in: Joint_Reset_Register	address: 72

Setting this bit to 1 resets the counter, clears Gi\_Arm and Gi\_Arm\_Copy, clears the G0\_Mode\_Register, and clears the appropriate bits of the G\_Input\_Select\_Register. This bit is cleared automatically.

#### Gi Save St

i = 0	<b>bit:</b> 0	type: Read	in: G_Status_Register	address: 4
i = 1	<b>bit:</b> 1	type: Read	in: G_Status_Register	address: 4

This bit indicates the status of the general-purpose counter *i* save register:

0: Save register is tracing the counter.

1: Save register is latched for later read.

Related bitfields: Gi\_Save\_Trace.

#### Gi Save Trace

i = 0	<b>bit:</b> 1	<b>type:</b> Write	in: G0_Command_Register	address: 6
i = 1	<b>bit:</b> 1	type: Write	in: G1_Command_Register	address: 7

Setting this bit or Gi\_Save\_Trace\_Copy to 1 places the general-purpose counter i save register in the latched data state. Setting both this bit and Gi\_Save\_Trace\_Copy to 0 makes the save register trace the counter. To latch the counter contents in the save register, you must make the save register trace the counter before issuing the save command.

### Gi\_Save\_Trace\_Copy

i = 0	<b>bit:</b> 14	type: Write	in: G1_Command_Register	address: 7
i = 1	<b>bit:</b> 14	type: Write	in: G0_Command_Register	address: 6

Setting this bit or  $Gi\_Save\_Trace$  to 1 places the general-purpose counter i save register in the latched data state. Setting both this bit and  $Gi\_Save\_Trace$  to 0 makes the save register trace the counter. To latch the counter contents in the save register, you must make the save register trace the counter before issuing the save command.

### Gi\_Save\_Value

$\boldsymbol{i} = 0$	<b>bits:</b> <07>	type: Read	in: G0_Save_Registers	address: 12
	<b>bits:</b> <015>	type: Read	in: G0_Save_Registers	address: 13
i = 1	<b>bits:</b> <07>	type: Read	in: G1_Save_Registers	address: 14
	<b>bits:</b> <015>	type: Read	in: G1_Save_Registers	address: 15

When  $Gi\_Save\_Trace$  and  $Gi\_Save\_Trace\_Copy$  are both 0, this bitfield reflects the contents of general-purpose counter i. When you set  $Gi\_Save\_Trace$  or  $Gi\_Save\_Trace\_Copy$  to 1, this bitfield synchronously latches the contents of the counter using the counter source. The eight MSBs are located at the lower address and the 16 LSBs are located at the higher address. Related bitfields:  $Gi\_Save\_Trace$ ,  $Gi\_Save\_Trace\_Copy$ .

#### Gi\_Source\_Polarity

i = 0	<b>bit:</b> 15	type: Write	in: G0_Input_Select_Register	address: 36
i = 1	<b>bit:</b> 15	type: Write	in: G1_Input_Select_Register	address: 37

This bit selects the active edge of the general-purpose counter i source:

- 0: Rising edge.
- 1: Falling edge.

Related bitfields: Gi\_Source\_Select.

#### Gi Source Select

i = 0	<b>bits:</b> <26>	type: Write	<b>in:</b> G0_Input_Select_Register	address: 36
i = 1	<b>bits:</b> <26>	type: Write	in: G1_Input_Select_Register	address: 37

This bitfield selects the general-purpose counter *i* source:

- 0: The internal signal G\_IN\_TIMEBASE1.
- 1-10: PFI<0..9>.
- 11-17: RTSI\_TRIGGER<0..6>.
  - 18: The internal signal IN\_TIMEBASE2.
  - 19: The G\_TC signal from the other general-purpose counter.
  - 31: Logic low.

#### Gi\_Stale\_Data\_St

$\boldsymbol{i} = 0$	bit: 6	type: Read	in: G_Status_Register	address: 4
i = 1	<b>bit:</b> 7	type: Read	in: G_Status_Register	address: 4

This bit indicates that no source edge was detected between two adjacent relevant gate edges. This bit is used for noncumulative event counting and period measurement.

#### Gi\_Stop\_Mode

$\boldsymbol{i} = 0$	<b>bits:</b> <56>	type: Write	in: G0_Mode_Register	address: 26
i = 1	<b>bits:</b> <56>	type: Write	in: G1_Mode_Register	address: 27

This bit selects the condition on which the counter will stop:

- 0: Stop on gate condition.
- 1: Stop on gate condition or at the first TC, whichever comes first.
- 2: Stop by gate condition or at the second TC, whichever comes first.
- 3: Reserved.

Notice that, regardless of this bitfield setting, you can always use the software disarm command, Gi\_Disarm, to stop the counter. The gate condition that stops the counter is determined by Gi\_Gating\_Mode (in case of level gating) or by a combination of Gi\_Gating\_Mode and Gi\_Trigger\_Mode\_For\_Edge\_Gate (in case of edge gating). Selections 1 and 2 are valid only if Gi\_Trigger\_Mode\_For\_Edge\_Gate is set to 2 (no hardware limit on this). Related bitfields: Gi\_Disarm, Gi\_Gating\_Mode, Gi\_Trigger\_Mode\_For\_Edge\_Gate.

#### Gi\_Synchronized\_Gate

i = 0 bit: 8 type: Write in: G0\_Command\_Register address: 6 i = 1 bit: 8 type: Write in: G1\_Command\_Register address: 7

This bit enables gate synchronization to the source:

0: Disabled.1: Enabled.

You should normally set this bit to 1. You can set this bit to 0 if you know that the gate signal is synchronized to the source signal.

#### Gi\_TC\_Error\_Confirm

i = 0 bit: 6 type: Strobe in: Interrupt\_A\_Ack\_Register address: 2 i = 1 bit: 2 type: Strobe in: Interrupt\_B\_Ack\_Register address: 3

Setting this bit to 1 clears  $Gi_TC_Error_St$ . This bit is cleared automatically. Related bitfields:  $Gi_TC_Error_St$ .

#### Gi\_TC\_Error\_St

i = 0 bit: 12 type: Read in: G\_Status\_Register address: 4 i = 1 bit: 13 type: Read in: G\_Status\_Register address: 4

This bit indicates the detection of a TC latency error:

0: No.

1: Yes.

A TC latency error is detected if  $Gi\_TC\_Interrupt\_Ack$  is not set between two counter TCs. This allows you to detect large interrupt latencies and potential problems associated with them. To clear this bit, set  $Gi\_TC\_Error\_Confirm$  to 1. Related bitfields:  $Gi\_TC\_Interrupt\_Ack$ ,  $Gi\_TC\_Interrupt$ 

#### Gi\_TC\_Interrupt\_Ack

i = 0 bit: 14 type: Strobe in: Interrupt\_A\_Ack\_Register address: 2 i = 1 bit: 14 type: Strobe in: Interrupt\_B\_Ack\_Register address: 3

Setting this bit to 1 clears  $Gi\_TC\_St$  and acknowledges the TC interrupt request (in either interrupt bank) if the TC interrupt is enabled. This bit is cleared automatically. Related bitfields:  $Gi\_TC\_St$ .

#### Gi\_TC\_Interrupt\_Enable

$\boldsymbol{i} = 0$	<b>bit:</b> 6	type: Write	in: Interrupt_A_Enable_Register	address: 73
i = 1	<b>bit:</b> 9	type: Write	in: Interrupt_B_Enable_Register	address: 75

This bit enables the TC interrupt:

- 0: Disabled.
- 1: Enabled.

The TC interrupt occurs on the rising edge of the counter TC.

#### Gi\_TC\_Second\_Irq\_Enable

```
    i = 0 bit: 6 type: Write in: Second_Irq_A_Enable_Register address: 74
    i = 1 bit: 9 type: Write in: Second_Irq_B_Enable_Register address: 76
```

This bit enables the TC interrupt in the secondary interrupt bank:

- 0: Disabled.
- 1: Enabled.

The TC interrupt occurs on the rising edge of the counter TC.

#### Gi\_TC\_St

$\boldsymbol{i} = 0$	<b>bit:</b> 3	type: Read	<pre>in: AI_Status_1_Register</pre>	address: 2
i = 1	<b>bit:</b> 3	type: Read	in: AO_Status_1_Register	address: 3

This bit indicates whether general-purpose counter *i* has reached TC:

0: No.

1: Yes.

You can use this bit for overflow detection in some applications. This bit is cleared by setting  $Gi\_TC\_Interrupt\_Ack$  to 1. Related bitfields:  $Gi\_TC\_Interrupt\_Ack$ . Refer to Table 8-2, *Interrupt Condition Summary*, for more information.

#### Gi Trigger Mode For Edge Gate

```
i = 0 bits: <3..4> type: Write in: G0_Mode_Register address: 26

i = 1 bits: <3..4> type: Write in: G1_Mode_Register address: 27
```

This bit selects the triggering mode, if gating is not disabled:

- 0: The first gate edge starts, the next stops the counting.
- 1: The first gate edge stops, the next starts the counting.
- 2: Gate edge always starts the counting, unless counting is already in progress, in which case the edge is ignored. The valid *Gi\_Stop\_Mode* settings for this selection are 1 and 2, but only the TC (not the gate) will stop the counting.
- 3: Gate is used for reload, save, or load select only, if any of those options is enabled; not for stopping.

Selections 0 and 1 are valid only if  $Gi\_Stop\_Mode$  is set to 0 (no hardware limit on this). Selections 0, 1, and 2 are valid only if  $Gi\_Gating\_Mode$  is set to 2 or 3. Selection 3 is valid only if  $Gi\_Gating\_Mode$  is not set to 0. Related bitfields:  $Gi\_Gating\_Mode$ ,  $Gi\_Stop\_Mode$ .

#### Gi\_Up\_Down

i = 0 bits: <5..6> type: Write in: G0\_Command\_Register address: 6 i = 1 bits: <5..6> type: Write in: G1\_Command\_Register address: 7

This bit selects the up/down mode:

- 0: Software-selected down counting.
  - 1: Software-selected up counting.
  - 2: Hardware-selected up/down counting controlled by the G\_UP\_DOWN*i* input pins: Logic low: Count down.

    Logic high: Count up.
  - 3: Hardware-selected up/down counting controlled by the internal gate value (see G\_Gating\_Polarity):
    Active gate level: Count up.
    Inactive gate level: Count down.

Selection can be changed while the counter is counting. Related bitfields: Gi\_Gating\_Polarity.

#### Gi\_Write\_Acknowledges\_Irq

i = 0	<b>bit:</b> 1	type: Write	<b>in:</b> G0_Input_Select_Register	address: 36
i = 1	<b>bit:</b> 1	type: Write	in: G1_Input_Select_Register	address: 37

Setting this bit to 1 causes load register write accesses to clear  $Gi\_TC\_St$  and to reset the associated interrupt latency error-detection circuitry. To select between the high/low load register, use  $Gi\_Little\_Big\_Endian$ . Do not set this bit to 1 if  $Gi\_Read\_Acknowledge\_Irq$  is set to 1. Related bitfields:  $Gi\_TC\_St$ ,  $Gi\_Little\_Big\_Endian$ .

### Gi Write Switch

i = 0	bit: 7	type: Write	in: G0_Command_Register	address: 6
i = 1	<b>bit:</b> 7	type: Write	in: G1_Command_Register	address: 7

This bit enables the write switch feature of the general-purpose counter i load registers. Writes to load register A are:

- 0: Unconditionally directed to load register A.
- 1: Directed to the inactive load register.

#### **GPFO 0 Output Enable**

bit: 14 type: Write in: Analog\_Trigger\_Etc\_Register address: 61

This bit configures the G\_OUT0/RTSI\_IO bidirectional pin:

- 0: Input. Use this pin to route an external signal to the RTSI\_TRIGGER bus. See RTSI\_Trig\_*i*\_Output\_Select
- 1: Output. Use GPFO\_0\_Output\_Select to select the output signal.

 $Related\ bitfields:\ RTSI\_Trig\_{\it i\_}Output\_Select,\ GPFO\_0\_Output\_Select.$ 

#### GPFO\_0\_Output\_Select

bits: <11..13> type: Write in: Analog\_Trigger\_Etc\_Register address: 61

This bit selects the output source for the G\_OUT0/RTSI\_IO bidirectional pin if the pin is configured for output:

- 0: General-purpose counter 0 output (G\_OUT).
- 1–7: Signal from the RTSI trigger line <0..6>.

Related bitfields: GPFO\_0\_OUTPUT\_Enable.

#### **GPFO 1 Output Enable**

bit: 15 type: Write in: Analog\_Trigger\_Etc\_Register address: 61

This bit enables the G\_OUT1/DIV\_TC\_OUT output signal:

0: Disabled.

1: Enabled.

#### GPFO\_1\_Output\_Select

bit: 7 type: Write in: Analog\_Trigger\_Etc\_Register address: 61

This bit selects the output source for the G\_OUT1/DIV\_TC\_OUT output signal, if enabled for output:

- 0: General-purpose counter 1 output (G\_OUT).
- 1: The internal analog input signal DIV\_TC.

Related bitfields: GPFO 1 OUTPUT Enable.

### G\_Source\_Divide\_By\_2

**bit:** 10 **type:** Write **in:** Clock\_and\_FOUT\_Register **address:** 56

This bit determines the frequency of the internal timebase G\_IN\_TIMEBASE:

- 0: Same as IN TIMEBASE.
- 1: IN TIMEBASE divided by 2.

# 4.7 Timing Diagrams

All timing in this section refers to timing between pins. Since many of the timing parameters are defined based on internal signals and the internal signals can be selected from a variety of sources, it is convenient to define some global signals that can refer to any one of a number of pins depending on the internal signal selection.

Some of the tables in this section indicate that OSC is the reference pin, with RTSI\_OSC included in parentheses. This indicates that you can use the RTSI\_Clock\_Mode to choose between OSC and RTSI\_OSC as the reference pin.

CTRSRC represents the signal that causes the counter to increment or decrement. Table 4-1 indicates the pin represented by CTRSRC based on internal selection.

Gi_Source_Select	Reference Pin
0	OSC (or RTSI_OSC)
1–10	PFI<09>
11–17	RTSI_TRIGGER<06>
18	OSC (or RTSI_OSC)
19	The counter source is selected to be the output of the other general-purpose counter. The reference pin is determined by the Gi_Source_Select bitfield of the other counter. To determine delays for this case, the source to output delay (Tso) from the other counter must be added.

Table 4-1. CTRSRC Reference Pin Selection

When OSC (or RTSI\_OSC) is the selected reference, the counter is in the internal timing mode. In this mode, GTRGATE and CTR\_U/D are synchronized to the inactive edge of CTRSRC, while the counter changes state on the active edge of CTRSRC.

When any other pin is the selected reference, the counter is in the external timing mode. In this mode, CTRGATE and CTR\_U/D are synchronized to the active edge of CTRSRC before it enters a delay gate, while the counter changes state on the active edge of CTRSRC after it passes through the delay gate. The delay gate is provided so that the signals synchronized to the early version of CTRSRC have sufficient time to settle to a known state before being used by the counter.

CTRGATE represents the signal that gates the counting operation of the counter. Table 4-2 indicates the pin represented by CTRGATE based on internal selection.

Reference Pin Gi\_Gate\_Select PFI<0..9> 1-1011 - 17RTSI TRIGGER<0..6> 18 The counter gate is selected to be AI START2. The reference pin is determined by AO START2 Select. To determine delays for this case, the source to AO START2 delay must be added. 19 The counter gate is selected to be UI2\_TC. The reference pin is determined by AO\_UI2\_Source\_Select. To determine delays for this case, the UI2 source to TC delay must be added. 20 The counter gate is selected to be the output of the other general-purpose counter. The reference pin is determined by the Gi Source Select bitfield of the other counter. To determine delays for this case, the source to output delay (Tso) from the other counter must be added. 21 The counter gate is selected to be AI START1. The reference pin is determined by AO START1 Select. To determine delays for this case, the source to AO\_START1 delay must be added.

Table 4-2. CTRGATE Reference Pin Selection

CTR\_U/D represents the signal that causes the counter to count up or down. Table 4-3 indicates the pin represented by CTR\_U/D based on internal selection.

Table 4-3. CTR\_U/D Reference Pin Selection

Gi_Up_Down_Mode	Reference Pin
2	G_UP_DOWNi
3	Same reference pin as selected by CTRGATE Reference Pin Selection

CTROUT refers to following pins:

- G OUT0/RTSI OUT
- G OUT1/DIV TC OUT

INTERRUPT refers to the following pins:

- IRQ OUT<0..7>
- SEC IRQ OUT BANK<0..1>

#### 4.7.1 CTRSRC Minimum Period and Minimum Pulsewidth

Figure 4-21 and the accompanying table indicate the minimum period and minimum pulsewidth for the general-purpose counter source signal, CTRSRC.




Figure 4-21. CTRSRC Minimum Period and Minimum Pulsewidth

Note

If simple loop counting is the only functionality required for the counter, then the frequency of operation may be increased. For simple loop counting, the counter has been shown to function at CTRSRC periods as small as 33 ns.

### 4.7.2 CTRSRC to CTROUT Delay

Figure 4-22 and the accompanying table indicate the delay from the counter source signal (CTRSRC) to the counter output signal (CTROUT). If the CTRSRC is selected to be the output of the other general-purpose counter, then you must add the Tso delays from each counter to determine the total source to output delay. For example, if general-purpose counter 0 selects OSC for its source and general-purpose counter 1 selects the output of general-purpose 0 for its source, then the total delay (OSC to the CTROUT of general-purpose counter 1) will be 18 + 27 = 45 (MIN) and 55 + 80 = 135 (MAX).




Figure 4-22. CTRSRC to CTROUT Timing

# 4.7.3 G\_GATE Minimum Pulsewidth

Figure 4-23 and the accompanying table indicate the minimum pulsewidth for the general-purpose counter gate signal, CTRGATE.




Figure 4-23. G\_GATE Minimum Pulsewidth

### 4.7.4 CTRGATE to CTROUT Delay

When Gi\_Output\_Mode is set to 3, the counter output (CTROUT) is asynchronously controlled by the counter gate (CTRGATE). Figure 4-24 and the accompanying table indicate the delay from CTRGATE to CTROUT when the output is being controlled by the gate.




Figure 4-24. CTRGATE to CTROUT Timing

#### 4.7.5 CTRGATE to INTERRUPT

When Gi\_Gate\_Interrupt\_Enable is set to 1, interrupts are generated based on CTRGATE. The deassertion of INTERRUPT occurs when software clears the register bit causing the interrupt. Figure 4-21 and the accompanying table indicate the delay from CTRGATE to INTERRUPT when the counter gate generates an interrupt.




Figure 4-25. CTRGATE to INTERRUPT Timing

# 4.7.6 CTRGATE Setup

In many GPCT functions (for example, simple gated event counting) the gate signal causes the counter to start and stop counting. In these functions, CTRGATE is usually synchronized to the falling edge of CTRSRC before being used by the counter. In order for CTRGATE to be recognized, it must stabilize at least one setup time before the relevant edge of CTRSRC.

In the internal timing mode, CTRGATE is synchronized to the inactive edge of CTRSRC. In the external timing mode, CTRGATE is synchronized to the active edge of CTRSRC before it enters a delay gate. Figures 4-26 and 4-27, and the accompanying table indicate the setup time requirements for CTRGATE relative to the relevant edge of CTRSRC.




Figure 4-26. CTRGATE Setup Timing, Internal Timing Mode




Figure 4-27. CTRGATE Setup Timing, External Timing Mode

# 4.7.7 CTR\_U/D Setup

In many GPCT functions (for example, relative position sensing) the CTR\_U/D signal causes the counter to select between up counting and down counting. In these functions, CTR\_U/D is synchronized to CTRSRC before being used by the counter. In order for CTR\_U/D to be recognized, it must stabilize at least one setup time before the relevant edge of CTRSRC.

In the internal timing mode, CTR\_U/D is synchronized to the inactive edge of CTRSRC. In the external timing mode, CTR\_U/D is synchronized to the active edge of CTRSRC before it enters a delay gate. Figures 4-28 and 4-29, and the accompanying table indicate the setup time requirements for CTR\_U/D relative to the relevant edge of CTRSRC.




Figure 4-28. CTR\_U/D Setup Timing, Internal Timing Mode




Figure 4-29. CTR\_U/D Setup Timing, External Timing Mode

This section provides a detailed description of the GPCT. The discussion refers to bitfields in the DAQ-STC register map. You can find the register-level information for these bitfields in section 4.6, *Programming Information*.

Chapter 4

The GPCT module contains two identical 24-bit binary up/down counters. Figure 4-30 shows a model of the counter.




Figure 4-30. General-Purpose Counter/Timer Model

The two counters are identical except in the routing of their output signal G\_OUT. Refer to section 4.8.5, *G\_OUT Conditioning and Routing*, for more information.

Each counter has two banks of load registers, designated bank X and bank Y. Each bank contains two 24-bit load registers, designated load register A and load register B. The load registers allow a seamless change of counter load parameters in the pulse-generation functions (for example, in buffered pulse-train generation). Load register A in bank X has a special autoincrement feature that is used in pulse-train generation for ETS. Each time the counter reloads from the load register, the autoincrement circuit adds a constant fixed value

to the load register, so that on the next reload the counter will load the incremented value. Refer to Gi Autoincrement for more information.

Each counter also has two 24-bit save registers, designated the hardware save register (HW\_Save\_Register) and the software save register (SW\_Save\_Register). The G\_GATE signal latches the counter contents into the HW\_Save\_Register. Thus, the hardware determines the time that the counter contents are saved, hence the name HW\_Save\_Register. The HW\_Save\_Register makes possible buffer-oriented, interrupt-driven period and pulsewidth measurements. The DAQ-STC provides error-detection mechanisms for cases where gap-free readings are not possible due to the interrupt latency of the system. The software save register provides the ability to peek at the counter contents any time without disturbing any buffer-oriented measurements. The software save registers enable the software to monitor the counter contents for status reporting.

# 4.8.1 Internal Signals and Operation

Table 4-4 lists internal signals used in the GPCT hardware description and their relationship to the external signals.

Signal	Description
G_CONTROL	Counter Control—The hardware generates G_CONTROL by passing G_GATE through the G_CONTROL conditioning circuit.
G_GATE	Counter Gate—G_GATE can come from two sources. If Gi_OR_Gate is set to 0, the hardware generates G_GATE by passing the output of the Gi_Gate selector through polarity selection. If Gi_OR_Gate is set to 1, the hardware generates G_GATE by passing the output of the Gi_Gate selector through polarity selection and OR-ing the result with the output of the other general-purpose counter.
G_IN_TIMEBASE1	Internal Timebase—G_IN_TIMEBASE1 is the internal timebase for the general-purpose counter/timer module. G_IN_TIMEBASE1 can be the same as IN_TIMEBASE, or it can be IN_TIMEBASE divided by two. Related bitfields: G_Source_Divide_By_2.
G_SOURCE	Counter Source—The hardware generates G_SOURCE by passing the output of the Gi_Source selector through polarity selection. Related bitfields: Gi_Source_Select.
G_TC	Counter TC—G_TC is the actual general-purpose counter TC signal.
G_OUT	Counter Output—G_OUT is the G_TC signal after output and polarity selection. Related bitfields: Gi_Output_Mode, Gi_Output_Polarity.

Table 4-4. Internal Signal Description

 Table 4-4.
 Internal Signal Description (Continued)

Signal	Description
IN_TIMEBASE2	Slow Internal Timebase—This timebase is derived from the IN_TIMEBASE input and is usually configured to be 100 kHz. Related bitfields: Slow_Internal_Time_Divide_By_2, Slow_Internal_Timebase.
RGOUT0	RTSI Counter Output—RGOUT0 can come from two sources. If RTSI_Sub_Selection_1 is 0, RGOUT0 is the G_OUT signal from general-purpose counter 0. If RTSI_Sub_Selection_1 is 1, RGOUT0 is the signal appearing on the G_OUT0/RTSI_IO pin.

# 4.8.2 G\_SOURCE Selection and Conditioning

The hardware can route any of the PFI or the RTSI\_TRIGGER pins to the input G\_SOURCE. In addition, G\_SOURCE can come from a few internal signals. The user can select the active edge polarity (rising edge active or falling edge active). Table 4-5 shows a comprehensive list of the signal sources available for G\_SOURCE.

Table 4-5. G\_SOURCE Selection

Gi_Source_Select	Source
0	Internal signal G_IN_TIMEBASE1
1–10	PFI<09>
11–17	RTSI_TRIGGER<06>
18	Internal signal IN_TIMEBASE2
19	G_TC signal from the other general-purpose counter

#### Note

On the AT-MIO E Series boards, the OSC pin is tied to 20 MHz. The G\_IN\_TIMEBASE1 has possible values of 20 MHz and 10 MHz, and IN TIMEBASE2 is 100 kHz.

Table 4-6 shows the conditioning available for G\_SOURCE.

Table 4-6. G\_SOURCE Conditioning

Gi_Source_Polarity	Polarity	
0	Rising edge active	
1	Falling edge active	

### 4.8.3 G\_GATE Selection and Conditioning

The G\_GATE signal controls the counter operation. The signal has two states, ACTIVE and INACTIVE. Table 4-7 shows the input routing for the G\_GATE signal.

Gi\_Gate\_SelectSource1-10PFI<0..9>11-17RTSI\_TRIGGER<0..6>18Internal analog input signal START219Internal analog output signal UI2\_TC20G\_OUT signal from general-purpose counter 021Internal analog input signal START1

Table 4-7. G\_GATE Selection

Table 4-8 shows the input conditioning for the G\_GATE signal.

Gi_Gate_Polarity Polarity	
0	G_GATE is ACTIVE when input is high
1	G_GATE is ACTIVE when input is low

**Table 4-8.** G\_GATE Conditioning

# 4.8.4 G\_UP\_DOWN Control

You can route the up/down control input from a dedicated up/down input pin (G\_UP\_DOWN) for each counter. Alternately, the G\_GATE input can serve as the direction control input. The motivation for G\_GATE signal serving as the direction control is that some board implementations may not connect the dedicated G\_UP\_DOWN pins to the I/O connector because of pin count limitations.



On the E Series boards, the UP\_DOWN control inputs  $G_UP_DOWN0$  and  $G_UP_DOWN1$  pins are tied together with the DIO <6..7>.

Chapter 4

Table 4-9. G\_UP\_DOWN Modes

Gi_Up_Down_Mode	Description
0	Software-selected down counting. The hardware control signals G_UP_DOWN<01> are ignored.
1	Software-elected up counting. The hardware control signals G_UP_DOWN<01> are ignored.
2	The G_UP_DOWN <i>i</i> pin controls the direction of counting. Down counting on low level and up counting on high level.
3	G_GATE signal controls the direction. G_GATE is ACTIVE—count up. G_GATE is INACTIVE—count down.

# 4.8.5 G\_OUT Conditioning and Routing

Table 4-10 lists the conditioning available for the counter output signal G\_OUT.

Table 4-10. G\_OUT Mode

Gi_Output_Mode	Description			
1	TC Mode. The actual counter TC signal appears on G_OUT.			
2	Toggle Output on TC Mode. G_OUT changes state on the trailing edge of counter TC.			
3	Toggle Output on TC or Gate Mode. G_OUT changes state on the trailing edge of counter TC and on G_GATE transitions to ACTIVE.			

The Gi\_Output\_Polarity bits further condition the output signal G\_OUT, as shown in Table 4-11.

Table 4-11. G\_OUT Polarity

Gi_Output_Polarity	Description
0	Active high. Output is normally low.
1	Active low. Output is normally high.

The TC related output signal G\_OUT routing is not symmetrical for the two counters. Both counter outputs are available on PFI<0..9>. The output of only one counter (counter 0) is available on RTSI\_TRIGGER<0..6>.

The counter output pins are G\_OUT0/RTSI\_IO and G\_OUT1/DIV\_TC\_OUT. As the pin names reflect, these pins have multiplexers on the outputs. Table 4-12 indicates how the bitfield GPFO\_0\_Output\_Select controls the G\_OUT0/RTSI\_IO pin

GPFO\_0\_Output\_Select

0 G\_OUT signal from general-purpose counter 0

1-7 RTSI\_TRIGGER<0..6>

Table 4-12. G\_OUTO/RTSI\_IO Selection

Table 4-13 indicates how the bitfield GPFO\_1\_Output\_Select controls the G\_OUT1/DIV\_TC\_OUT pin.

GPFO_1_Output_Select	Selection
0	G_OUT1 signal from general-purpose counter 0
1	Internal analog input signal EXT_DIVTC

Table 4-13. G\_OUT1/DIV\_TC\_OUT Selection

EXT\_DIVTC is the AITM DIV counter output. The multiplexed functionality on the G\_OUT1/DIV\_TC\_OUT is utilized by the SCXI systems.

GPFO\_0\_Output\_Enable and GPFO\_1\_Output\_Enable control the output enables for these pins.

To facilitate the use of the timing output capability of the GPCT counters, the outputs connect internally to the other DAQ-STC modules. The general-purpose counter 0 output G\_OUT connects to the AITM of the DAQ-STC. The general-purpose counter 1 output G\_OUT connects to the AOTM of the DAQ-STC. Refer to the appropriate module description for more details.

### 4.8.6 G\_CONTROL Conditioning

The G\_CONTROL signal derives from the G\_GATE signal and controls the counter operation. G\_CONTROL has two states, ACTIVE and INACTIVE. Table 4-14 indicates the input conditioning available for G\_CONTROL.

Gi\_Gating\_Mode Gi\_Gate\_On\_Both\_Edges **G\_CONTROL** Conditioning 0 0 No gating. G\_CONTROL always INACTIVE. 0 1 Level gating. G\_CONTROL just follows the G\_GATE signal. 2 0 Edge gating. G\_CONTROL pulses on G\_GATE transition to ACTIVE. 3 1 Edge gating (Double Edge). G CONTROL pulses on both edges of G GATE.

Table 4-14. G\_CONTROL Conditioning

#### 4.8.7 Gate Actions

Table 4-15 lists the gating actions that are available when gating is enabled.

Gate Action	Related Bitfields
START/STOP on G_CONTROL	Gi_Trigger_Mode_For_Edge_Gate; Gi_Stop_Mode
Save on G_CONTROL	None
Reload on G_CONTROL	Gi_Loading_On_Gate; Gi_Trigger_Mode_For_Edge_Gate
UP/DOWN on G_CONTROL	Gi_Up_Down
Generate interrupt on G_GATE	Gi_Gate_Interrupt_Enable
Change output polarity on G_GATE	Gi_Output_Mode
Select load Register on G_CONTROL	Gi_Gate_Select_Load_Source
Disarm Counter on G_CONTROL	Gi_Counting_Once
Switch load bank selection on G_CONTROL	Gi_Bank_Switch_Enable; Gi_Bank_Switch_Mode; Gi_Bank_Switch_Start

Table 4-15. Gate Actions

### 4.8.7.1 START/STOP on G\_CONTROL

The START/STOP behavior depends upon the G\_CONTROL conditioning. The conditioning can be set to no gating, level gating, or edge gating.

With no gating, the counter is always enabled to count.

With level gating, the counter is enabled to count only when the G\_CONTROL is ACTIVE unless Gi\_Trigger\_Mode\_For\_Edge\_Gate is set to 3. In this case, the counter is always enabled to count.

With edge gating, several modes of START/STOP counting are available. The START/STOP counting modes are described in the following table.

Gi_Trigger_Mode_For_Edge_Gate	Selected START/STOP Mode
0	First Gi_Control ACTIVE edge starts counting; the next ACTIVE edge stops counting.
2	Counter begins counting when G_CONTROL becomes ACTIVE and then remains in the counting state.
3	Counter always enabled to count.

Table 4-16. START/STOP Modes for Edge Gating

# 4.8.7.2 Save on G\_GATE

If gating is enabled, the counter value is saved in the HW save register on G\_GATE. The HW save register is implemented in hardware as a transparent latch. Normally, the latch is in hold mode. On the G\_GATE edge that generates an interrupt (refer to Table 4-18) the HW save register switches to transparent mode, causing the latch to load the current counter value. On the next G\_SOURCE falling edge, the latch returns to hold mode.

# 4.8.7.3 Reload on G\_CONTROL

Loading On Gate	GATE/ CONTROL Conditioning	Selected Reload Mode	
0	X	X	G_CONTROL does not cause counter reload.
1	Level gating	X	Counter reload occurs on G_CONTROL transition to ACTIVE state.

**Table 4-17.** Reload on G\_CONTROL Selections

GATE/ **Trigger** Loading **CONTROL** Mode for On Gate Conditioning Edge Gate Selected Reload Mode 1 Edge gating 0, 1, or 2 Counter reload occurs on G CONTROL transition to ACTIVE state. 1 Edge gating 3 Counter reload occurs on every G\_CONTROL transition.

**Table 4-17.** Reload on G\_CONTROL Selections (Continued)

# 4.8.7.4 UP/DOWN on G\_CONTROL

When Gi\_Up\_Down is set to 3, the UP/DOWN control is controlled by G\_CONTROL. When G\_CONTROLis ACTIVE, the counter counts up. When G\_CONTROLis INACTIVE, the counter counts down.

### 4.8.7.5 Generate Interrupt on G\_GATE

When Gi\_Gate\_Interrupt\_Enable is set to 1, interrupts are generated based on the following table. Interrupts are generated only when a counter is armed.

G_CONTROL Conditioning	Gate on Both Edges	Gate Interrupt
Level	0	Interrupt on G_GATE transition to INACTIVE state.
Edge gating	0	Interrupt on every G_GATE transition to active state.
Edge gating (double edge)	1	Interrupt on every G_GATE transition.

Table 4-18. Gate Interrupts

# 4.8.7.6 Change Output Polarity on G\_GATE

When Gi\_Output\_Mode is set to 3, the counter output (G\_OUT) toggles on G\_GATE transition to ACTIVE and on every counter TC.

# 4.8.7.7 Select Load Register on G\_CONTROL

When Gi\_Gate\_Select\_Load\_Source is set to 1, an ACTIVE G\_CONTROL selects load register A, and an INACTIVE G\_CONTROL selects load register B.

## 4.8.7.8 Disarm Counter on G\_CONTROL

If Gi\_Counting\_Once is set to 2 or 3, the counter is disarmed following the G\_CONTROL transition that stops the counting.

# 4.8.7.9 Switch Load Bank Selection on G\_CONTROL

If Gi\_Bank\_Switch\_Enable is set to 1 and Gi\_Bank\_Switch\_Mode is set to 0 and bank switching has been started, an ACTIVE G\_CONTROL selects bank X and an INACTIVE G\_CONTROL selects bank Y.

# 4.8.8 Interrupt Control

The GPCT module contains the hardware necessary for generating software interrupts based on several conditions. The interrupt programming is accomplished using the Interrupt\_A\_Enable\_Register (general-purpose counter 0) and the Interrupt\_B\_Enable\_Register (general-purpose counter 1). Interrupts remain active until cleared by software. Software can program the interrupts to occur under the following conditions: assertion of counter TC and gate. Refer to Table 4-18 for a description of the gate interrupt conditions.

#### 4.8.9 PFI Selection

Table 4-19 summarizes the selections available for each of the trigger signals through the PFI selector.

MUX	0	1–10	11–17	18	19	20	21	31
G0_Source	G_TB1	PFI<09>	RTSI<06>	TB2	G1_TC			GND
G0_Gate		PFI<09>	RTSI<06>	AI_ST2	UI2_TC	GOUT1	AI_ST1	GND
G1_Source	G_TB1	PFI<09>	RTSI<06>	TB2	G0_TC			GND
G1_Gate		PFI<09>	RTSI<06>	AI_ST2	UI2_TC	GOUT0	AI_ST1	GND
Key:	TOTAL .		' 1 CTA PT1					

Table 4-19. PFI Selectors

AI_ST1	The internal analog input signal START1.
AI_ST2	The internal analog input signal START1.
G0_TC	The G_TC signal from general-purpose counter 0.
G1_TC	The G_TC signal from general-purpose counter 1.
GOUT0	The G_OUT signal from general-purpose counter 0.
GOUT1	The G_OUT signal from general-purpose counter 1.
G_TB1	The internal signal G_IN_TIMEBASE1.
TB2	The internal signal IN_TIMEBASE2

The internal analog output signal UI2\_TC.

UI2\_TC



When the analog trigger circuit is enabled, the analog trigger signal takes over the PFI0 slot in the PFI selectors.

#### 4.8.10 Error Detection

The GPCT counters can operate in buffered mode, where the software must intervene at regular intervals to sustain the operation. Buffered mode requires real-time operation response from the software. For example, in a buffered period-measurement function, the software must be able to read the current period measurement before the hardware acquires the next period measurement. Error-detection circuits flag the case in which the software is unable to service the hardware within the allowed time. Error bits in the status register indicate the current error conditions.

# 4.8.10.1 Gate Acknowledge Latency Error

The gate acknowledge latency error indicates that the software does not read the HW save register in time or reads it at an inappropriate time. In several functions (for example, buffered event counting and buffered period measurement) the G\_GATE signal saves the counter value in the HW save register. If the software read from the HW save register does not occur before another save operation is attempted via the G\_GATE signal, the gate acknowledge latency error (Gi\_Gate\_Error\_St) is set because the read value may be erroneous. The error mechanism is conservative so that an error may be present without an actual failure, but the absence of an error guarantees that no failure has occurred.

### 4.8.10.2 Stale Data Error

This error indicates that the  $G\_GATE$  signal is not being measured properly. In several functions (for example, single pulsewidth measurement and single-period measurement) the counter uses the  $G\_SOURCE$  pulses to count the duration of an event on the  $G\_GATE$  signal. If two relevant  $G\_GATE$  edges occur without an intervening  $G\_SOURCE$  edge, then the stale data error ( $Gi\_Stale\_Data\_St$ ) is set because the  $G\_GATE$  event was too quick to be measured by the  $G\_SOURCE$  timebase.

### 4.8.10.3 Permanent Stale Data Error

The permanent stale data error indicates that the G\_GATE signal was not measured properly at some point in a sequence of measurements. In several functions (for example, buffered pulsewidth measurement and buffered-period measurement) the counter uses the G\_SOURCE pulses to count the duration of a repetitive event on the G\_GATE signal. The stale data error indicates an error at a particular G\_GATE edge, but may be cleared later, while the permanent stale data error detects this situation. If the stale data error is set at any point in a repetitive measurement, then the permanent stale data error (Gi\_Permanent\_Stale\_Data\_St) is set to indicate that a measurement error occurred at some point in the sequence.

### 4.8.10.4 TC Latency Error

This error indicates that some programming action related to the TC was not performed in time. In several functions (for example, buffered pulse-train generation with software programming) the software performs some action on the counter while the counter is running, and the action must complete before the counter TC is reached. If the counter TC is reached before the software is able to confirm the programming (see Gi\_TC\_Interrupt\_Ack), then the TC latency error is set.

# 4.8.11 Detailed Operation by Application

This section discusses the detailed operation of the counter for the GPCT applications. Each description begins with a summary of how you program the counter to implement the application. A short paragraph then describes the operation of the internal signals. Finally, a figure shows the explicit relationship between applied signals and internal signals for the application.

The G\_SOURCE signal is generated differently depending on whether you select internal timing or external timing. When you select internal timing, G\_SOURCE is simply the internal source clock. When you select external timing, the active edge of the external source generates both edges of G\_SOURCE—first, the falling edge, then the rising edge. A delay gate determines the width of the G\_SOURCE negative pulse. Figure 4-31 shows the relationship between G\_SOURCE and the source clock for internal and external timing.




Figure 4-31. G SOURCE Generation

# 4.8.11.1 Simple Event Counting

In simple event counting, the counter increments on every G\_SOURCE rising edge following the ARM. To read the counter contents, use the save register.

Figure 4-32 shows an example of simple event counting where the counter counts four events on G SOURCE. The dotted line indicates where the ARM occurs.




Figure 4-32. Simple Event Counting

# 4.8.11.2 Simple Gated-Event Counting

To use this function, set G\_CONTROL conditioning to level gating and program the counter to count on G\_CONTROL. G\_GATE is synchronized by the falling edge of G\_SOURCE to generate G\_CONTROL. The counter increments only when G\_CONTROL is high. The HW save register switches to transparent mode on the falling edge of G\_GATE and returns to latched mode on the next G\_SOURCE falling edge.

Figure 4-33 shows an example of simple gated-event counting where the gate action allows the counter to count only four of the rising edges of G\_SOURCE. The HW save register latches the counter value each time the counting stops. The dotted line indicates where the ARM occurs and the arrow indicates where the gate interrupt is generated.




Figure 4-33. Simple Gated-Event Counting

# 4.8.11.3 Buffered Noncumulative-Event Counting

To use this function, set G\_CONTROL conditioning to edge gating and program the counter to reload on G\_CONTROL and generate interrupts on G\_GATE. The rising edge of G\_GATE is synchronized by the falling edge of G\_SOURCE to generate a G\_CONTROL pulse. The counter increments on every G\_SOURCE rising edge following the ARM. On the G\_SOURCE rising edge following G\_CONTROL, the counter reloads from the selected load register. The HW save register switches to transparent mode on the rising edge of G\_GATE and returns to latched mode on the next G\_SOURCE falling edge.

Figure 4-34 shows an example of buffered noncumulative-event counting. The dotted line indicates where the ARM occurs and the arrows indicate where the gate interrupt is generated.





Figure 4-34. Buffered Noncumulative-Event Counting

# 4.8.11.4 Buffered Cumulative-Event Counting

To use this function, set G\_CONTROL conditioning to edge gating and program the counter to generate interrupts on G\_GATE. The counter increments on every G\_SOURCE rising edge following the ARM. The HW save register switches to transparent mode on the rising edge of G GATE and returns to latched mode on the next G SOURCE falling edge.






Figure 4-35. Buffered Cumulative-Event Counting

# 4.8.11.5 Relative-Position Sensing

To use this function, program the counter to use G\_UP\_DOWN as an up/down control. G\_UP\_DOWN is synchronized by the falling edge of G\_SOURCE to generate the up/down control signal. After the ARM, the counter increments when up/down is high and decrements when up/down is low.

Figure 4-36 shows an example of relative-position sensing. The dotted line indicates where the ARM occurs.




Figure 4-36. Relative-Position Sensing

### 4.8.11.6 Single-Period Measurement

To use this function, set G\_CONTROL conditioning to edge gating and program the counter to count once. The rising edge of G\_GATE is synchronized by the falling edge of G\_SOURCE to generate a G\_CONTROL pulse. The counter increments on every G\_SOURCE rising edge following the G\_CONTROL pulse. On the second G\_CONTROL pulse, the counter disarms. The HW save register switches to transparent mode on the rising edge of G\_GATE and returns to latched mode on the next G\_SOURCE falling edge.

Figure 4-37 shows an example of a single-period measurement where the period of G\_GATE is five G\_SOURCE rising edges. The dotted line indicates where the ARM occurs and the arrows indicate where the gate interrupt is generated.





Figure 4-37. Single-Period Measurement

To use this function, set G\_CONTROL conditioning to level gating and program the counter to START on G\_CONTROL and count once. G\_GATE is synchronized by the falling edge of G\_SOURCE to generate G\_CONTROL. The counter begins incrementing when G\_CONTROL is sensed high. The counter disarms when G\_CONTROL returns low. The HW save register switches to transparent mode on the rising edge of G\_GATE and returns to latched mode on the next G\_SOURCE falling edge. Interrupts, if enabled, are generated on the G\_GATE falling edge.

Chapter 4

Figure 4-38 shows an example of a single pulsewidth measurement where the pulsewidth of G\_GATE is four G\_SOURCE rising edges. The dotted line indicates where the ARM occurs and the arrows indicate where the gate interrupt is generated. Figure 4-38 assumes that ARM occurs while G\_GATE is low. If ARM occurs while G\_GATE is high, the G\_GATE pulse will only be measured from ARM until the end of the pulse.



**Figure 4-38.** Single Pulsewidth Measurement

#### 4.8.11.8 Buffered Period Measurement

To use this function, set G\_CONTROL conditioning to edge gating and program the counter to reload on G\_CONTROL and generate interrupts on G\_GATE. The counter increments on every G\_SOURCE rising edge following the ARM. The rising edge of G\_GATE is synchronized by the falling edge of G\_SOURCE to generate a G\_CONTROL pulse. On the G\_SOURCE rising edge following each G\_CONTROL pulse, the counter reloads from the selected load register. The HW save register switches to transparent mode on the rising edge of G\_GATE and returns to latched mode on the next G\_SOURCE falling edge.

Figure 4-39 shows an example of a buffered period measurement where the period is five G\_SOURCE rising edges. The dotted line indicates where the ARM occurs and the arrows indicate where the gate interrupt is generated.




Figure 4-39. Buffered Period Measurement

### 4.8.11.9 Buffered Semiperiod Measurement

To use this function, set G\_CONTROL conditioning to edge gating (double edge) and program the counter to reload on G\_CONTROL and generate interrupts on G\_GATE. The counter increments on every G\_SOURCE rising edge following the ARM. Every G\_GATE transition is synchronized by the falling edge of G\_SOURCE to generate a G\_CONTROL pulse. On the G\_SOURCE rising edge following G\_CONTROL, the counter reloads from the selected load register. The HW save register switches to transparent mode on every edge of G\_GATE and returns to latched mode on the next G\_SOURCE falling edge.

Chapter 4

Figure 4-40 shows an example of buffered semiperiod measurement where the first semiperiod is four G\_SOURCE rising edges and the second semiperiod is three G\_SOURCE rising edges. The dotted line indicates where the ARM occurs and the arrows indicate where the gate interrupt is generated.




Figure 4-40. Buffered Semiperiod Measurement

#### 4.8.11.10 Buffered Pulsewidth Measurement

To use this function, set G\_CONTROL conditioning to level gating and program the counter to reload on G\_CONTROL and generate interrupts on G\_GATE. The counter increments on every G\_SOURCE rising edge following the ARM. G\_GATE is synchronized by the falling edge of G\_SOURCE to generate G\_CONTROL. On the G\_SOURCE rising edge following G\_CONTROL, the counter reloads from the selected load register. The HW save register switches to transparent mode on the falling edge of G\_GATE and returns to latched mode on the next G\_SOURCE falling edge.

Figure 4-41 show an example of buffered pulsewidth measurement where the pulsewidth is three G\_SOURCE rising edges. The dotted line indicates where the ARM occurs and the arrows indicate where the gate interrupt is generated. Figure 4-41 assumes that ARM occurs while G\_GATE is low. If ARM occurs while G\_GATE is high, the initial pulse will only be measured from ARM until the end of the pulse.




Figure 4-41. Buffered Pulsewidth Measurement

### 4.8.11.11 Single Pulse Generation

To use this function, program the counter to reload on TC, stop at the second TC, and count once. The counter begins decrementing after the ARM. Once the counter TC is reached, the counter reloads and counts down to TC again. On the second counter TC, the counter disarms. The load-select signal indicates whether the reload occurs from load register A or B.

Figure 4-42 shows an example of single pulse generation with a pulse delay of five and a pulsewidth of three. The dotted line indicates where the ARM occurs.





Figure 4-42. Single Pulse Generation

# 4.8.11.12 Single-Triggered Pulse Generation

To use this function, set G\_CONTROL conditioning to edge gating and program the counter to reload on TC, stop at the second TC, and count once. The rising edge of G\_GATE is synchronized by the falling edge of G\_SOURCE to generate a G\_CONTROL pulse. The counter begins decrementing after the G\_CONTROL pulse. Once the counter TC is reached, the counter reloads and counts down to TC again. On the second counter TC, the counter disarms. The load-select signal indicates whether the reload occurs from load register A or B.

Figure 4-43 shows an example of single-triggered pulse generation with a pulse delay of five and a pulsewidth of three. The dotted line indicates where the ARM occurs.




**Figure 4-43.** Single-Triggered Pulse Generation

To use this function, set G\_CONTROL conditioning to edge gating and program the counter to reload on TC and stop at the second TC. The rising edge of G\_GATE is synchronized by the falling edge of G\_SOURCE to generate a G\_CONTROL pulse. The counter begins decrementing after the G\_CONTROL pulse. Once the counter TC is reached, the counter reloads and counts down to TC again. On the second counter TC, the counter stops to wait for another gate. On the next G\_GATE rising edge, the whole process begins again. The load-select signal indicates whether the reload occurs from load register A or B.

Chapter 4

Figure 4-44 shows an example of retriggerable single pulse generation with a pulse delay of four and a pulsewidth of two. The dotted line indicates where the ARM occurs.




**Figure 4-44.** Retriggerable Single Pulse Generation

#### 4.8.11.14 Continuous Pulse-Train Generation

To use this function, set G\_CONTROL conditioning to edge gating and program the counter to reload on TC. The rising edge of G\_GATE is synchronized by the falling edge of G\_SOURCE to generate a G\_CONTROL pulse. The counter begins decrementing after the G\_CONTROL pulse. Whenever counter TC is reached, the counter reloads and counts down to TC again. The load-select signal indicates whether the reload occurs from load register A or B.

Figure 4-45 shows an example of continuous pulse-train generation with a pulse interval of four and a pulsewidth of three. The dotted line indicates where the ARM occurs.




**Figure 4-45.** Continuous Pulse-Train Generation

#### 4.8.11.15 Buffered Pulse-Train Generation

To use this function, set G\_CONTROL conditioning to edge gating and program the counter to reload on TC and generate interrupts on TC. The rising edge of G\_GATE is synchronized by the falling edge of G\_SOURCE to generate a G\_CONTROL pulse. The counter begins decrementing after the G\_CONTROL pulse. Whenever counter TC is reached, the counter reloads and counts down to TC again. The load-select signal indicates whether the reload occurs from load register A or B. After every second counter TC, the interrupt service routine programs the counter to switch load register banks. The bank-select signal then changes on the falling edge of the next counter TC.

Figure 4-46 shows an example of a buffered pulse-train generation. The first pulse has a delay from trigger of two, a pulsewidth of five, and a pulse interval of four. The second pulse has a pulsewidth of three and a pulse interval of two. The interrupt software programs the counter to switch load register banks at the second and fourth TC interrupts. The dotted line indicates where the ARM occurs and the arrows indicate where the TC interrupt is generated.



**Figure 4-46.** Buffered Pulse-Train Generation

# 4.8.11.16 Frequency Shift Keying

To use this function, set G\_CONTROL conditioning to level gating and program the counter to reload on TC and switch the load bank selection on G\_CONTROL. The counter begins decrementing after the ARM. Whenever counter TC is reached, the counter reloads and counts down to TC again. G\_GATE is synchronized by the falling edge of G\_SOURCE to generate G\_CONTROL. G\_CONTROL affects the bank-select signal, which indicates whether the reload occurs from bank X or Y. The load-select signal indicates whether the reload occurs from load register A or B.

Figure 4-47 shows an example of frequency shift keying. When G\_GATE is low, pulses are generated with a pulse interval of three and a pulsewidth of two. When G\_GATE is high, pulses are generated with a pulse interval of five and a pulsewidth of four. The dotted line indicates where the ARM occurs.




Figure 4-47. Frequency Shift Keying

#### 4.8.11.17 Pulse Generation for ETS

To use this function, set G\_CONTROL conditioning to edge gating, program the counter to reload on TC and stop at the second TC, and program load register A to autoincrement after every reload. The rising edge of G\_GATE is synchronized by the falling edge of G\_SOURCE to generate a G\_CONTROL pulse. The counter begins decrementing after the G\_CONTROL pulse. Once the counter TC is reached, the counter reloads and counts down to TC again. On the second counter TC, the counter stops to wait for another gate. On the next G\_GATE rising edge, the whole process begins again. The load-select signal indicates whether the reload occurs from load register A or B. Each time the counter reloads from load register A, the value in load register A increments by a fixed amount.

Figure 4-48 shows an example of pulse generation for ETS with an initial pulse delay of three and a pulsewidth of two. The pulse delay for each subsequent pulse is one larger than the pulse delay of the previous pulse. The dotted line indicates where the ARM occurs.




Figure 4-48. Pulse Generation for ETS

# **Programmable Function Inputs**

# 5.1 Overview

This chapter explains the PFI module on the DAQ-STC. The 10 PFI lines provide a user configurable interface to the board I/O connector. External timing, trigger, and control signals can be input through the PFI and routed internally within the DAQ-STC. Also, the PFI lines can output internally generated timing, trigger, and control signals on dedicated pins when the pins are not used as inputs.

# 5.2 Features

The PFI module has the following features:

- Ten individually programmable bidirectional lines
- 9 mA sink current, 5 mA source current
- Analog input timing module interface
  - Inputs: START1, START2, START, STOP, SI source, CONVERT source, and external gate
  - Outputs: START1, START2, START, CONVERT, and SCAN\_IN\_PROG
- Analog output timing module interface
  - Inputs: START1, START, UPDATE, UI source, UI2 source, and secondary external gate
  - Outputs: START1 and UPDATE
- General-purpose counter/timer interface
  - Inputs: G0 source, G0 gate, G1 source, and G1 gate
  - Outputs: G0 source, G0 gate, G1 source, and G1 gate

# 5.3 Pin Interface

The 10 PFI signals are listed in the following table. An asterisk following a pin name indicates that the default polarity for that pin is active low.

### **Pin Type Notation:**

B9TU

Bidirectional, 9 mA sink, 5 mA source tri-state, pull up (50 k $\Omega$ )

Table 5-1. Pin Interface

Pin Name	Туре	Description
PFI0/AI_START1	B9TU	PFIO/START1 Trigger from Analog Input—As an input, this pin provides a signal path to the PFI selectors. As an output, this pin reflects the state of the active high internal AI START1 signal. The hardware generates PFIO/AI_START1 as follows:
		• If AI_Trigger_Length is 0, this pin reflects the internal AI signal ADR_START1.
		• If AI_Trigger_Length is 1, this pin reflects the internal AI signal AD_START1 after it has been pulse stretched to be 1–2 AI_OUT_TIMEBASE periods long.
		Source/Destination: This pin is appropriate for use as a bidirectional EXTTRIG signal. Related bitfields: BD_0_Pin_Dir, AI_Trigger_Length, Analog_Trigger_Enable.
PFI1/AI_START2	В9ТИ	PFI1/START2 Trigger from Analog Input—As an input, this pin provides a signal path to the PFI selectors. As an output, this pin reflects the state of the active high internal AI START2 signal. The hardware generates PFI1/AI_START2 as follows:
		• If AI_Trigger_Length is 0, this pin reflects the internal AI signal ADR_START2.
		• If AI_Trigger_Length is 1, this pin reflects the internal AI signal AD_VSTART2 after it has been pulse stretched to be 1–2 AI_OUT_TIMEBASE periods long.
		Source/Destination: This pin is appropriate for use as a bidirectional PRETRIG signal. Related bitfields: BD_1_Pin_Dir, AI_Trigger_Length.

Table 5-1. Pin Interface (Continued)

Pin Name	Туре	Description
PFI2/CONV*	В9ТИ	PFI2/ADC Conversion Strobe from Analog Input—As an input, this pin provides a signal path to the PFI selectors. As an output, this reflects the internal AI signal SCLKG, the signal that appears on the CONVERT pin. The hardware generates SCLKG by passing the internal AI signal SCLK through pulsewidth and polarity selection circuitry. Source/Destination: This pin is appropriate for use as a bidirectional EXTCONV* signal. Related bitfields: BD_2_Pin_Dir, AI_CONVERT_Output_Select.
PFI3/G_SRC1	В9ТИ	PFI3/General-Purpose Counter 1 Source—As an input, this pin provides a signal path to the PFI selectors. As an output, this pin reflects the internal signal G_SOURCE from general-purpose counter 1. Source/Destination: This pin is appropriate for use as a bidirectional CTRSRC1 signal. Related bitfields: BD_3_Pin_Dir.
PFI4/G_GATE1	В9ТИ	PFI4/General-Purpose Counter 1 Gate—As an input, this pin provides a signal path to the PFI selectors. As an output, this pin reflects the internal signal G_GATE from general-purpose counter 1. Source/Destination: This pin is appropriate for use as a bidirectional CTRGATE1 signal. Related bitfields: BD_4_Pin_Dir.
PFI5/UPDATE*	В9ТИ	PFI5/Primary Update from Analog Output—As an input, this pin provides a signal path to the PFI selectors. As an output, this pin reflects the internal AO signal DACUPDN (the update signal from the analog output section). Source/Destination: This pin is appropriate for use as a bidirectional EXTDACUPDATE* signal. Related bitfields: BD_5_Pin_Dir.

Table 5-1. Pin Interface (Continued)

Pin Name	Type	Description
PFI6/AO_START1	B9TU	PFI6/START1 Trigger from Analog Output—As an input, this pin provides a signal path to the PFI selectors. As an output, this pin reflects the state of the active high internal AO signal START1. The hardware generates PFI6/AO_START1 as follows:
		• If AO_Trigger_Length is 0, this pin reflects the internal AO signal DA_START1.
		• If AO_Trigger_Length is 1, this pin reflects the internal AO signal DA_ST1ED after it has been pulse stretched to be 1–2 AO_OUT_TIMEBASE periods long.
		Source/Destination: This pin is appropriate for use as a bidirectional EXTWFTRIG signal. Related bitfields: BD_6_Pin_Dir, AO_Trigger_Length.
PFI7/AI_START	в9ТИ	PFI7/START Trigger from Analog Input—As an input, this pin provides a signal path to the PFI selectors. As an output, this pin can reflect the state of the active high internal AI signal START or it can output the polarity selectable SCAN_IN_PROG signal from the AITM section. If AI_START_Output_Select is 0, the hardware generates PFI7/AI_START as follows:
		• If AI_Trigger_Length is 0, this pin reflects the internal AI signal AD_START.
		• If AI_Trigger_Length is 1, this pin reflects the internal AI signal AD_START after it has been pulse stretched to be 1–2 AI_OUT_TIMEBASE periods long.
		If AI_START_Output_Select is 1, PFI7/AI_START will output the same signal as SCAN_IN_PROG. If SCAN_IN_PROG is configured for high impedance, PFI7/AI_START will output ground. Source/Destination: This pin is appropriate to input an EXTGATE from the I/O connector. Related bitfields: BD_7_Pin_Dir, AI_START_Output_Select, AI_Trigger_Length, AI_SCAN_IN_PROG_Output_Select.

Pin Name **Type** Description PFI8/General-Purpose Counter 0 Source—As an input, this PFI8/G SRC0 B9TU pin provides a signal path to the PFI selectors. As an output, this pin reflects the internal signal G SOURCE from general-purpose counter 0. Source/Destination: This pin is appropriate for use as a bidirectional CTRSRC0 signal. Related bitfields: BD 8 Pin Dir. PFI9/G GATE0 **B9TU** PFI9/General-Purpose Counter 0 Gate—As an input, this pin provides a signal path to the PFI selectors. As an output, this pin reflects the internal signal G\_GATE from general-purpose counter 0. Source/Destination: This pin is appropriate for use as a bidirectional CTRGATE0 signal. Related bitfields: BD 9 Pin Dir.

Table 5-1. Pin Interface (Continued)

# 5.4 Programming Information

This section presents programming information that is specific to the PFIs. For general information about programming the DAQ-STC, see section 2.6, *Programming Information*.

# 5.4.1 Programming the PFI Pins

This section contains detailed programming information for bit-level programming of the PFI pins for specialized applications.

The DAQ-STC has 10 bidirectional pins for user signals. If a pin is programmed for input, the PFI reflects the state of the external signal connected to the pin. If a pin is programmed for output, the PFI reflects the state of the internally generated signal that drives the pin. The PFIs are commonly available for signal selection.

Use this function to configure the direction of one of the 10 PFI pins.

```
Function MSC_IO_Pin_Configure
{
    switch (pin number)
    {
        case 0:
            BD_0_Pin_Dir = 0 (input) or 1 (output);
            break;
        case 1:
            BD_1_Pin_Dir = 0 (input) or 1 (output);
            break;
```

```
case 2:
             BD_2_Pin_Dir = 0 (input) or 1 (output);
             break;
        case 3:
             BD_3_{pin}_{pin} = 0 (input) or 1 (output);
             break;
        case 4:
             BD_4_Pin_Dir = 0 (input) or 1 (output);
             break:
        case 5:
             BD_5_{pin}Dir = 0 (input) or 1 (output);
             break:
        case 6:
             BD_6_{pin}_{pin} = 0 (input) or 1 (output);
        case 7:
             BD_7_Pin_Dir = 0 (input) or 1 (output);
             If (BD_7_Pin_Dir is 1) then
             AI START Output Select = 0 (output AD START) or
             1 (output AD SCAN_IN_PROG);
             break;
        case 8:
             BD_8_{pin}_{Dir} = 0 (input) or 1 (output);
             break;
        case 9:
             BD_9Pin_Dir = 0 (input) or 1 (output);
             break;
}
```



Warning

You must be very careful when programming bidirectional pins for output. If an external signal is driving a bidirectional pin and you configure the pin for output, you may cause physical damage to the DAQ-STC, the external circuitry, or both.

# 5.4.2 Bitfield Descriptions

Bits in the register bit maps are organized into bitfields. A bitfield can contain one or more bits. Only bits with contiguous locations within a register can belong to a bitfield. The high and low pairs of load and save registers for 24-bit counters are also treated as bitfields. The PFI-related bitfields are described below. Not all bitfields referred to in section 5.4, *Programming Information*, are listed here. To locate a particular bitfield description within this manual, refer to Appendix B, *Register Information*.

#### BD i Pin Dir

i = 0.9 bit: i type: Write in: IO\_Bidirection\_Pin\_Register address: 57

This bit selects the direction of the bidirectional pin, PFIi:

0: Input.1: Output.

# 5.5 Detailed Description

When configured as inputs, the PFI<0..9> pins provide an interface through which your timing I/O signals can be brought to the internal DAQ-STC modules. Each of the three main internal modules—AITM, AOTM, and GPCT—has 20-to-1 input multiplexers (PFI selectors) to select their relevant timing/control input signals. Two of the inputs to the PFI selectors are generally used by internal signal sources such as software strobes and internal timebases. The remaining available inputs are used for 17 timing I/O pins—10 PFI pins and seven RTSI\_TRIGGER pins. Table 5-2 indicates the input selections available for each of the PFI multiplexers.

Mux 1-10 11-17 18 19 20 21 31 AI\_START1\_Source SW PFI<0..9> RTSI<0..6> GOUT0 **GND** AI\_START2\_Source SWPFI<0..9> RTSI<0..6> GND AI\_SI\_Source AI\_TB1 PFI<0..9> RTSI<0..6> TB2 GND AI\_CONVERT\_Source SI2 TC PFI<0..9> RTSI<0..6> GOUT0 GND SI\_TC PFI<0..9> RTSI<0..6> SW GOUT0 GND AI\_START\_Source DIV\_TC, PFI<0..9> SI2\_TC AI\_STP **GND** AI\_STOP\_Source RTSI<0..6> SW AI\_External\_Gate PFI<0..9> RTSI<0..6> **GND** AO\_START1\_Source SW PFI<0..9> RTSI<0..6> AI ST1 **GND** SW, PFI<0..9> RTSI<0..6> **GND** AO\_START\_Source UC\_TC GOUT1 AO\_UPDATE\_Source UI\_TC PFI<0..9> RTSI<0..6> **GND** TB2 AO\_UI\_Source AO\_TB1 PFI<0..9> RTSI<0..6> **GND** AO\_UI2\_Source AO\_TB1 PFI<0..9> RTSI<0..6>  $G0_TC$ G1\_TC TB2 **GND** PFI<0..9> RTSI<0..6> AO\_UI\_External\_Gate **GND** AO\_UI2\_External\_Gate PFI<0..9> RTSI<0..6> GND G0 Source  $G_TB1$ PFI<0..9> RTSI<0..6> TB2 G1\_TC **GND** 

Table 5-2. PFI<0..9> Input Selections

**Table 5-2.** PFI<0..9> Input Selections (Continued)

Mux		0	1–10	11–17	18	19	20	21	31
G0_Gate			PFI<09>	RTSI<06>	AI_ST2	UI2_TC	GOUT1	AI_ST1	GND
G1_Source		G_TB1	PFI<09>	RTSI<06>	TB2	G0_TC			GND
G1_Gate			PFI<09>	RTSI<06>	AI_ST2	UI2_TC	GOUT0	AI_ST1	GND
Key:									
AI STP	The i	input AI_STC	OP IN						
AI_ST1	The i	internal analo	g input signal	START1					
AI_ST2	The i	The internal analog input signal START1							
AI_TB1	The i	The internal analog input signal AI_IN_TIMEBASE1							
AO_TB1	The i	The internal analog output signal AO_IN_TIMEBASE1							
G0_TC	The	The G_TC signal from general-purpose counter 0							
G1_TC	The (	The G_TC signal from general-purpose counter 1							
GOUT0	The 6	The GOUT signal from general-purpose counter 0							
GOUT1	The (	The GOUT signal from general-purpose counter 1							
G_TB1	The i	The internal signal G_IN_TIMEBASE1							
SW	Softv	Software strobe							
TB2	The i	The internal signal IN_TIMEBASE2							

#### Note

When the analog trigger circuit is enabled, the analog trigger signal takes over the PFI0 slot in the PFI selectors.

The PFI pins will power up as inputs and will primarily be used as inputs; however, PFI pins can also be configured as outputs. When configured as an output, each pin reflects the status of a particular signal related to the user timing signals. The output capability on these pins is useful for synchronizing external circuitry to the board. Table 5-3 indicates the internal signal that will be output on each PFI pin when the pin is configured for output. Refer to section 5.3, *Pin Interface*, for more detailed information on the internal signal tap point.

**Table 5-3.** PFI<0..9> Output Selections

PFI	SIGNAL
0	AI START1
1	AI START2
2	CONVERT
3	G1 Source
4	G1 Gate
5	AO UPDATE
6	AO START1

Chapter 5

Table 5-3. PFI<0..9> Output Selections

PFI	SIGNAL
7	AI START or AI SCAN_IN_PROG
8	G0 Source
9	G0 Gate

# **RTSI Trigger**

# 6.1 Overview

This chapter describes the features of the RTSI trigger module (RTM) and explains how to program the RTSI interface. The RTM eliminates the need for a RTSI ASIC on the board by providing the equivalent functionality. The RTM consists of seven 12-to-1 multiplexers that drive seven RTSI trigger bus signals and four 8-to-1 multiplexers that drive the four RTSI board signals.

Any of the seven RTSI trigger bus signals can be driven by eight internally generated timing signals and the four RTSI board signals. Similarly, the four RTSI board signals can be driven by any of the RTSI trigger bus signals.

# 6.2 Features

The RTM has the following features:

- RTSI ASIC (cross-bar switch) type routing capability obviates the need for a RTSI ASIC.
  - Eight internal signals can drive any of the seven RTSI trigger lines
  - RTSI trigger bus signals can drive any of the internal trigger or timing signals
  - Four additional bidirectional pins for communication between the RTSI trigger bus and board signals

# 6.3 Pin Interface

The RTSI signals are listed in the following table.

### **Pin Type Notation:**

B9TU Bidirectional, 9 mA sink, 5 mA source tri-state, pull up (50 k $\Omega$ )

Table 6-1. Pin Interface

Pin Name	Туре	Description
RTSI_TRIGGER<06>	В9ТИ	RTSI Trigger—As an input, these pins are the seven RTSI trigger lines. As an output, these pins can be driven from 12 signal sources ADR_START1, ADR_START2, SCLKG, DACUPDN, DA_START1, G_SRC 0, G_GATE 0, RGOUT0, and RTSI_BRD<03>. Source/Destination: These pins are appropriate for use as bidirectional RTSI_TRIGGER bus signals. Related bitfields: RTSI_Trig_i_Pin_Dir, RTSI_Trig_i_Output_Select.
RTSI_BRD<03>	В9ТИ	RTSI Board Interface—Configured as an input, each bidirectional RTSI_BRD pin can drive any of the seven RTSI_TRIGGER pins. RTSI_BRD<01> can also be driven by AI STOP and RTSI_BRD<23> can also be driven by the AI START and SCAN_IN_PROG signals. These pins provide a mechanism for additional board-level signals to be sent on or received from the RTSI bus. Related bitfields: RTSI_Board_i_Pin_Dir, RTSI_Board_i_Output_Select.
RTSI_OSC	В9ТU	RTSI Oscillator Source—RTSI_OSC is a bidirectional pin. Programmed as an input, it is the alternate timing source for the DAQ-STC. Programmed as an output, this pin carries the OSC signal. The pin is used for multiple-DAQ-STC synchronization across the RTSI bus. Source/Destination: RTSI bus. Related bitfields: RTSI_Clock_Mode.

# **6.4 Programming Information**

This section presents programming information that is specific to the RTSI trigger. For general information about programming the DAQ-STC, see section 2.6, *Programming* Information.

# 6.4.1 Programming the RTSI Interface

This section contains detailed programming information for users who need to do bit-level programming of the RTSI interface for specialized applications.

Use the following function to program the RTSI interface.

```
Function MSC RTSI Pin Configure
    switch (pin class)
        case RTSI Trigger:
            switch (pin number)
                case i:
                     RTSI_Trig_i_Pin_Dir = 0 (input) or 1 (output);
                     RTSI\_Trig\_i\_Output\_Select = 0 (ADR\_START1)  or 1
                     (ADR START2) or 2 (SCLKG) or 3 (DACUPDN) or 4
                     (DA_START1) or 5 (G_SRC 0) or 6 (G_GATE 0) or 7 (RGOUT0) or
                     8 through 11 (RTSI_BRD<0..3>);
        case RTSI Board:
            switch (pin number)
                case i:
                     RTSI Board i Pin Dir = 0 (input) or 1 (output);
                     RTSI Board i Output Select = 0 through 6
                     (RTSI_TRIGGER<0..6>) or 7 (AI STOP);
        case RTSI Subselection:
            switch (pin number)
                case 1:
                     RTSI_Sub_Selection_1 = 0 (general purpose counter 0 TC) or
                     1 (same as G_OUT/RTSI_IO pin);
                     break:
            }
```

### 6.4.2 Bitfield Descriptions

Bits in the register bit maps are organized into bitfields. A bitfield can contain one or more bits. Only bits with contiguous locations within a register can belong to a bitfield. The high and low pairs of load and save registers for 24-bit counters are also treated as bitfields. The RTSI trigger-related bitfields are described below. Not all bitfields referred to in section 6.4, *Programming Information*, are listed here. To locate a particular bitfield description within this manual, refer to Appendix B, *Register Information*.

#### RTSI\_Board\_i\_Output\_Select

$\boldsymbol{i} = 0$	<b>bits:</b> <02>	type: Write	<pre>in: RTSI_Board_Register</pre>	address: 81
i = 1	<b>bits:</b> <35>	type: Write	in: RTSI_Board_Register	address: 81
i = 2	<b>bits:</b> <68>	type: Write	in: RTSI_Board_Register	address: 81
i = 3	<b>bits:</b> <911>	type: Write	in: RTSI_Board_Register	address: 81

This bitfield selects the signal appearing on the RTSI\_BRDi pin, if the pin is configured for output:

- 0-6: RTSI\_TRIGGER<0..6>.
  - 7: If i = 0-1, output the analog input STOP signal. If i = 2-3, output the same signal that is selected to be output on the PFI7/AI\_START pin.

Related bitfields: RTSI\_Board\_i\_Pin\_Dir, AI\_START\_Output\_Select.

#### RTSI\_Board\_i\_Pin\_Dir

i = 0	<b>bit:</b> 12	type: Write	in: RTSI_Board_Register	address: 81
i = 1	<b>bit:</b> 13	type: Write	in: RTSI_Board_Register	address: 81
i = 2	<b>bit:</b> 14	type: Write	in: RTSI_Board_Register	address: 81
i = 3	<b>bit:</b> 15	type: Write	in: RTSI_Board_Register	address: 81

This bit selects the direction of the bidirectional pin RTSI\_BRDi:

- 0: Input.
- 1: Output.

#### RTSI\_Clock\_Mode

bits: <0..1> type: Write in: RTSI\_Trig\_Direction\_Register address: 58

This bitfield selects the internal timebase by specifying the way the OSC and the RTSI\_OSC pins are used:

- 0: The signal from the OSC pin will be used as the internal timebase. The RTSI\_OSC pin will not be configured for input (it will be in the pull-up high-impedance state).
- 1: The signal from the OSC pin will be used as internal timebase. The RTSI\_OSC pin will be configured for output; it will propagate the signal coming from the OSC pin. In this mode, the signal from the OSC pin is used as the internal timebase directly; in other words, not after passing through the RTSI\_OSC pin buffers.
- 2: Slave clock. The signal from the OSC pin will be ignored. The RTSI\_OSC pin will be configured for input. The signal from the RTSI\_OSC pin will be used as the internal timebase.
- 3: Master clock. The signal from the OSC pin will be used as the internal timebase. The RTSI\_OSC pin will be configured for output; it will propagate the signal coming from the OSC pin. The signal from the OSC pin will pass through two buffers provided for use with the RTSI\_OSC pin before becoming the internal timebase; this design provides the best master/slave clock synchronization.

#### RTSI Sub Selection 1

bit: 15 type: Write in: RTSI\_Trig\_B\_Output\_Register address: 80

This bit determines the signal propagated when any of the RTSI\_Trig\_i\_Output\_Select bitfields is set to 7 (to select the internal signal RGOUT0):

- 0: The G\_OUT signal from general-purpose counter 0.
- 1: The signal present on the G\_OUT0/RTSI\_IO pin.

### RTSI\_Trig\_*i*\_Output\_Select

$\boldsymbol{i} = 0$	<b>bits:</b> <03>	type: Write	<pre>in: RTSI_Trig_A_Output_Register</pre>	address: 79
$\boldsymbol{i} = 1$	<b>bits:</b> <47>	type: Write	in: RTSI_Trig_A_Output_Register	address: 79
i = 2	<b>bits:</b> <811>	type: Write	in: RTSI_Trig_A_Output_Register	address: 79
i = 3	<b>bits:</b> <1215>	type: Write	in: RTSI_Trig_A_Output_Register	address: 79
i = 4	<b>bits:</b> <03>	type: Write	in: RTSI_Trig_B_Output_Register	address: 80
i = 5	<b>bits:</b> <47>	type: Write	in: RTSI_Trig_B_Output_Register	address: 80
i = 6	<b>bits:</b> <811>	type: Write	in: RTSI_Trig_B_Output_Register	address: 80

This bitfield selects the signal appearing on the RTSI\_TRIGGER*i* pin if the pin is configured for output:

- 0: Internal analog input signal ADR\_START1.
- 1: Internal analog input signal ADR\_START2.
- 2: Internal analog input signal SCLKG.
- 3: Internal analog output signal DACUPDN.
- 4: Internal analog output signal DA\_START1.
- 5: The G\_SRC signal from general-purpose counter 0.
- 6: The G\_GATE signal from general-purpose counter 0.
- 7: RGOUT0 (see RTSI\_Sub\_Selection\_1).
- 8–11: Signal present at the RTSI\_BRD pin 0–3.

Related bitfields: RTSI\_Trig\_*i*\_Pin\_Dir.

#### RTSI Trig i Pin Dir

$\boldsymbol{i} = 0$	<b>bit:</b> 9	type: Write	in: RTSI_Trig_Direction_Register	address: 58
i = 1	<b>bit:</b> 10	type: Write	in: RTSI_Trig_Direction_Register	address: 58
i = 2	<b>bit:</b> 11	type: Write	in: RTSI_Trig_Direction_Register	address: 58
i = 3	<b>bit:</b> 12	type: Write	in: RTSI_Trig_Direction_Register	address: 58
i = 4	<b>bit:</b> 13	type: Write	in: RTSI_Trig_Direction_Register	address: 58
i = 5	<b>bit:</b> 14	type: Write	in: RTSI_Trig_Direction_Register	address: 58
i = 6	<b>bit:</b> 15	type: Write	in: RTSI_Trig_Direction_Register	address: 58

This bit selects the of the bidirectional pin RTSI TRIGGER i:

- 0: Input.
- 1: Output.

# 6.5 Detailed Description

When configured as inputs, the RTSI\_TRIGGER pins provide an interface through which your timing I/O signals can be brought to the internal DAQ-STC modules. Each of the three main internal modules—AITM, AOTM, and GPCT—has 20-to-1 input multiplexers (PFI selectors) to select their relevant timing/control input signals. Refer to section 5.5, *Detailed Description*, for a complete list of the PFI selectors available in each module.

When configured as outputs, each RTSI\_TRIGGER pin reflects the status of a particular signal related to the timing/control signals. The pins will power up as inputs and will be used primarily as inputs. The output capability on these pins is useful for synchronizing external circuitry to the board. Table 6-2 gives a list of the internal signals that are available as outputs on the RTSI\_TRIGGER pins.

RTSI_Trig_i_Output_Select	SIGNAL
0	The internal analog input signal ADR_START1
1	The internal analog input signal ADR_START2
2	The internal analog input signal SCLKG
3	The internal analog output signal DACUPDN
4	The internal analog output signal DA_START1
5	The G_SRC signal from general-purpose counter 0
6	The G_GATE signal from general-purpose counter 0
7	RGOUT0 (see RTSI_Sub_Selection_1)
8-11	The signal present at the RTSI_BRD pin 0–3

Table 6-2. RTSI\_TRIGGER<0..6> Output Selections

The four RTSI\_BRD pins provide a mechanism for additional board-level signals to be sent on or received from the RTSI bus. Configured as an input, each bidirectional RTSI\_BRD pin can drive any of the seven RTSI\_TRIGGER pins. Configured as an output, each pin can be driven by any of the seven RTSI\_TRIGGER pins. RTSI\_BRD<0..1> can also be driven by AI STOP. RTSI\_BRD<2..3> can also be driven by the AI START and SCAN\_IN\_PROG signals. Tables 6-3 and 6-4 summarize the available output selections on RTSI\_BRD<0..3>.

Table 6-3. RTSI\_BRD<0..1> Output Selections

RTSI_Board_i_Output_Select	SIGNAL
0–6	The signal present at the RTSI_TRIGGER pin 0–6
7	AI STOP

Table 6-4. RTSI\_BRD<2..3> Output Selections

RTSI_Board_i_Output_Select	SIGNAL
0–6	The signal present at the RTSI_TRIGGER pin 0–6
7	If AI_START_Output_Select is 0, this pin is defined as follows:
	• If AI_Trigger_Length is 0, this pin reflects the internal signal AD_START.
	• If AI_Trigger_Length is 1, this pin reflects the internal signal AD_START after it has been pulse stretched to be 1–2 AI_OUT_TIMEBASE periods long.
	If AI_START_Output_Select is 1, this pin will output the same signal as SCAN_IN_PROG.

# Digital I/O

# 7.1 Overview

This chapter describes the digital I/O (DIO) module and explains how to use it on the DAQ-STC. The DIO module contains eight high-current bidirectional digital I/O lines and serial I/O shift registers. The EXTSTROBE/SDCLK signal serves as the shift clock in the serial mode. Eight additional output lines, CTRL<0..7>, are provided for use as a board-level control register. Four additional lines, STATUS<0..3>, are provided for use as a board-level status register.

# 7.2 Features

The DIO module has the following features:

- Eight individually programmable bidirectional lines
- 24 mA sink current, 13 mA source current
- Serial I/O support for SCXI serial link on digital I/O lines
- Control and Status Registers
  - 8 output lines for use as a board-level control register
  - 4 input lines for use as a board status register

# 7.3 Simplified Model

The DIO module contains the hardware necessary to perform serial and parallel digital I/O, as well as support for a status and control register interface. Figure 7-1 shows a simplified model of the DIO module.




Figure 7-1. DIO Simplified Model

The bidirectional DIO<0..7> lines provide a port for 8-bit parallel I/O. When parallel I/O is not needed, the DIO4/SDIN and DIO0/SDOUT lines provide a port for 8-bit serial I/O. The signal EXTSTROBE/SDCLK can generate periodic timing for serial I/O or it can act as a software-controlled handshaking signal for both parallel and serial I/O. The STATUS<0..3> and CTRL<0..7> lines provide a board-level read and write register.

# 7.4 Overview of DIO Functions

The DIO module provides two modes of digital I/O operation—parallel mode and serial mode. In parallel mode, the DAQ-STC transfers data eight bits at a time under software control. In serial mode, the DAQ-STC transfers data one bit at a time under hardware control, with software initiating each 8-bit serial transfer. This section discusses the parallel and serial modes of operation.

### 7.4.1 Parallel Mode

In parallel I/O mode, eight bits are available for interfacing with a parallel port. The software outputs data asynchronously to the DIO port by writing the output data to the parallel output register. The software inputs data asynchronously from the DIO port by reading from the parallel input register. Software must perform handshaking to ensure that the data is read and written safely. The EXTSTROBE/SDCLK output is available for simple handshaking operations.

### 7.4.1.1 Parallel Input

In parallel input mode, an external device transfers 8-bit parallel data to the DAQ-STC through the DIO lines. Typically, software configures the external device to place a new data byte on the DIO lines based on EXTSTROBE/SDCLK, which is under software control. The DAQ-STC then reads the data lines after each EXTSTROBE/SDCLK pulse. Figure 7-2 shows a parallel input operation where the external device sends a new data byte on each EXTSTROBE/SDCLK falling edge. The DAQ-STC reads the data bytes 0x55 and 0xAA hex.




Figure 7-2. Parallel Input

# 7.4.1.2 Parallel Output

In parallel output mode, the DAQ-STC transfers 8-bit parallel data to an external device through the DIO lines. Typically, the software configures the external device to read a new data byte based on EXTSTROBE/SDCLK, which is under software control. The software then updates the DIO lines between each EXTSTROBE/SDCLK pulse. In this mode, the software must be careful not to exceed the maximum data transfer rate of the receiving device, or data loss may result. Figure 7-3 shows a parallel output operation where the external device receives a new data byte on each EXTSTROBE/SDCLK falling edge. The DAQ-STC transmits the data bytes 0x55 and 0xAA hex.




Figure 7-3. Parallel Output

#### 7.4.2 Serial Mode

In serial mode, the DAQ-STC exchanges 8-bit wide data with an external device through two serial pins, one for each direction. Three sources are available for timing the serial data transfers—a  $1.2\,\mu s$  clock, a  $10\,\mu s$  clock, and a software-controlled clock. The external device receives timing from the DAQ-STC through the output EXTSTROBE/SDCLK.

# 7.4.2.1 Serial Input

In serial input mode, an external device transfers 8-bit serial data to the DAQ-STC through the DIO4/SDIN line. Software configures the external device to place a new data bit on the DIO4/SDIN line after each EXTSTROBE/SDCLK falling edge and selects EXTSTROBE/SDCLK to be one of the periodic timebases. The DAQ-STC clocks data from the DIO4/SDIN line on each EXTSTROBE/SDCLK rising edge. This arrangement allows the data line adequate time to stabilize before reading. The DAQ-STC only generates enough pulses on EXTSTROBE/SDCLK to complete the current 8-bit data transfer. Each 8-bit transfer is initiated under software control. Figure 7-4 shows a serial input operation where the DAQ-STC reads the data byte 0x4B hex.




Figure 7-4. DIO Serial Input

### 7.4.2.2 Serial Output

In serial output mode, the DAQ-STC transfers 8-bit serial data to an external device through the DIO0/SDOUT line. Software configures the external device to read a new data bit on each EXTSTROBE/SDCLK rising edge and selects EXTSTROBE/SDCLK as one of the periodic timebases. The DAQ-STC places new data on the DIO0/SDOUT line every EXTSTROBE/SDCLK falling edge. This arrangement allows the data line adequate time to stabilize before reading. The DAQ-STC generates only enough pulses on EXTSTROBE/SDCLK to complete the current 8-bit data transfer. Each 8-bit transfer is initiated under software control. Figure 7-5 shows a serial input operation where the DAQ-STC outputs the data byte 0x4B hex.




Figure 7-5. Serial Output

### 7.4.2.3 Serial I/O

It is possible for serial input and serial output to take place simultaneously on separate lines. In serial I/O mode, the DAQ-STC inputs data on the DIO4/SDIN line and outputs data on the DIO0/SDOUT line. Software configures the external device that is sending data as described in section 7.4.2.1, *Serial Input*, and configures the external device that is receiving data as described in section 7.4.2.2, *Serial Output*. Each 8-bit transfer is initiated under software control. Figure 7-6 shows a serial I/O operation where the DAQ-STC simultaneously reads the data byte 0x4B hex and outputs the data byte 0x97 hex.




Figure 7-6. Serial I/O

# 7.5 Pin Interface

The I/O signals relevant to the DIO module are listed in the following table.

### **Pin Type Notation:**

ID TTL input, pull down (50 k $\Omega$ .)

O4TU Output, 4 mA sink, 2.5 mA source tri-state, pull up (50 k $\Omega$ )
B18TU Bidirectional, 24 mA sink, 13 mA source tri-state, pull up (50 k $\Omega$ )
O9TU Output, 9 mA sink, 5 mA source tri-state, pull up (50 k $\Omega$ )

Table 7-1. Pin Interface

Pin Name	Туре	Description
CTRL<07>	O4TU	Control<07>—These pins serve as general-purpose write strobes. These could be used to simplify adding board-level control registers or as clear strobes for the various FIFOs. Related bitfields: Control.
DIO0/SDOUT	B18TU	Digital I/O0/Serial Data Output—This bidirectional pin is one of the eight individually programmable DIO lines. This pin is also the serial port data output pin. The serial port implements communication with the SCXI at one of two selectable clock rates. See also EXTSTROBE/SDCLK. Related bitfields: DIO_Pins_Dir, DIO_Parallel_Data_In_St, DIO_Parallel_Data_Out, DIO_Serial_Data_Out.
DIO<13>	B18TU	Digital I/O Lines<13>—Individually programmable DIO lines. Related bitfields: DIO_Pins_Dir, DIO_Parallel_Data_In_St, DIO_Parallel_Data_Out.
DIO4/SDIN	B18TU	Digital I/O4/Serial Data Input—This bidirectional pin is one of the eight individually programmable DIO lines. This pin is also the serial port data input pin. The serial port implements communication with the SCXI at one of two selectable clock rates. See also EXTSTROBE/SDCLK. Related bitfields: DIO_Pins_Dir, DIO_Parallel_Date_In_St, DIO_Parallel_Data_Out, DIO_Serial_Data_In_St.
DIO<57>	B18TU	Digital I/O Lines<57>—Individually programmable DIO lines. Related bitfields: DIO_Pins_Dir, DIO_Parallel_Data_In_St, DIO_Parallel_Data_Out.

Pin Name **Type** Description EXTSTROBE\*/SDCLK O9TU External Strobe/Serial Data Clock—This active low output signal can serve as the clock signal with either the parallel or serial data or serve as a general digital output. It is intended to be used in two modes: software-controlled mode or hardware-controlled serial clock mode. In the software-controlled mode, this bit is toggled under software-control. In the hardware-controlled serial clock mode, this pin serves as the clock signal associated with the serial data I/O pins. Parallel data output on DIO lines is used with the AMUX-64T. Serial data I/O is used with SCXL. Related bitfields: DIO HW Serial Enable. DIO HW Serial Timebase, DIO Software Serial Control. STATUS<0..3> ID Status<0..3>—These pins serve as a board status register. Related bitfields: AI\_Generic\_Status.

**Table 7-1.** Pin Interface (Continued)

# 7.6 Programming Information

This section presents programming information that is specific to digital I/O. For general information about programming the DAQ-STC, see section 2.6, *Programming Information*.

# 7.6.1 Windowed Mode Register Access Example

The DAQ-STC register access method is illustrated by the following C code example.

#define	DAQ_STC_Base_Addr	/* DAQ_STC base address */ /* on the AT-MIO-E Series */
#define #define #define #define #define	DAQ_STC_Window_Address_Reg DAQ_STC_Window_Data_Write_Reg DAQ_STC_Window_Data_Read_Reg DAQ_STC_DIO_Output_Register DAQ_STC_DIO_Control_Register DAQ_STC_DIO_All_Outputs	<del>-</del>

```
main()
    int port val;
    /* configure DIO<0..7> pins as outputs */
    DAQ_STC_Windowed_Mode_Write(DAQ_STC_DIO_Control_Register,
    DAO STC DIO All Outputs);
    for (port val = 0; port val \leq 255; port val ++)
    DAQ_STC_Windowed_Mode_Write (DAQ_STC_DIO_Output_Register, port_val);
    } /*for port_val*/
} /*main */
/* functions to write and read from the DAQ-STC in the windowed mode */
/* outp performs a 16-bit write and inp performs a 16-bit read */
DAQ STC Windowed Mode Write(unsigned int addr, int data)
{
    outp (DAQ STC Window Address Reg, addr);
    outp (DAQ_STC_Window_Data_Write_Reg, data);
}
DAQ_STC_Windowed_Mode_Read (unsigned int addr, int *dataptr)
{
    outp (DAQ_STC_Window_Address_Reg, addr);
    inp (DAQ_STC_Window_Data_Read_Reg, &dataptr);
}
```



Caution

When using windowed-mode accesses from an interruptible process, your application may not function properly if an interrupt occurs between the time that the address is loaded into the Window\_Address\_Register and the time that an access is made from the Window\_Data\_Register. Make sure that the interrupt does not disturb the Window\_Address\_Register during this sensitive period. To do this, disable interrupts during windowed-mode accesses or write the interrupt routines so that they do not disturb the contents of the Window\_Address\_Register.

## 7.6.2 Programming the Digital Interface

The DAQ-STC has eight DIO lines corresponding to pins DIO<0..7> and a digital output line, EXTSTROBE/SDCLK. The eight DIO lines can be configured for input or output on an individual basis. DIO4 can be used for 8-bit serial digital input, and line DIO0 can be used for 8-bit serial digital output.

To program the eight DIO pins for input or output, use the following function:

```
Function DIO_Pin_Configure
{
    DIO_Pins_Dir = [ijklmnop];
}
```

where *i*, *j*, *k*, *l*, *m*, *n*, *o*, and *p* are all binary digits, so that [*ijklmnop*] is an eight-digit binary number. Use 0 to program a line for input and 1 to program it for output. Note that *i* corresponds to pin DIO7, *j* to pin DIO6, and so on.



Warning

You must be very careful when programming bidirectional pins for output. If an external signal is driving a bidirectional pin and you configure the pin for output, you may cause physical damage to the DAQ-STC, the external circuitry, or both.

## 7.6.2.1 Parallel Digital I/O

Use the following function to program the value to be output on the DIO pins configured for output:

```
Function DIO_Parallel_Out
{
    DIO_Parallel_Data_Out = [ijklmnop];
}
```

where *i*, *j*, *k*, *l*, *m*, *n*, *o*, and *p* are all binary digits, so that [*ijklmnop*] is an eight-digit binary number. Logic values corresponding to *i*, *j*, *k*, *l*, *m*, *n*, *o*, and *p* will appear on the DIO pins configured for output. Note that *i* corresponds to pin DIO7, *j* to pin DIO6, and so on. If you wish to change values on some pins and preserve values on others, you have to maintain a software copy of the value you write to DIO\_Parallel\_Data\_Out.

Use the following function to read the value from the DIO pins:

```
Function DIO_Parallel_In
{
    [ijklmnop] = DIO_Parallel_Data_In_St;
}
```

Here *i*, *j*, *k*, *l*, *m*, *n*, *o*, and *p* are all binary digits corresponding to logic values on the DIO pins 7 through 0, so that [*ijklmnop*] is an eight-digit binary number. Values corresponding to pins configured for input will reflect the state of the external digital signal connected to the pin. Values corresponding to the pins configured for output will reflect the values being output on those pins.

## 7.6.2.2 Hardware-Controlled Serial Digital I/O

DIO line 4 can be used for serial input, and DIO line 0 for serial output. Pin EXTSTROBE/SDCLK clocks the data by generating active low pulses at the times digital data on line 0 is valid. If you want the DAQ-STC to input data synchronously to the mentioned clock, circuitry connected to the DIO line 4 must have valid and stable data at those times. Pulse generation on the EXTSTROBE/SDCLK pin can be controlled by hardware or by software. This section presents the programming sequence for hardware-controlled pulse generation on the EXTSTROBE/SDCLK pin.

To perform 8-bit hardware-controlled serial output on pin 0, you must program pin DIO0 for output (see the function DIO\_Pin\_Configure). To perform 8-bit, hardware-controlled serial input on pin 4, you must program pin DIO4 for input (see the function DIO\_Pin\_Configure). Also, in either case you must enable the serial timebase using Slow\_Internal\_Timebase (see the function Msc\_Clock\_Configure in Chapter 10).

Use the following function to write data to be output on the serial digital output. Use the function DIO\_HW\_Serial\_Initialize to initiate the transfer.

```
Function DIO_Serial_Data_Out
{
    DIO_Serial_Data_Out =[ijklmnop];
}
```

Here i, j, k, l, m, n, o, and p are all binary digits, so that [ijklmnop] is an eight-digit binary number. Logic values corresponding to i, j, k, l, m, n, o, and p will appear on DIO0 pin. Data will be output starting with i and ending with p; in other words, output starts with the MSB and ends with the LSB.

Use the following function to enable and configure the serial I/O. This function needs to be called only once.

```
Function DIO_HW_Serial_Configure

{
    DIO_Serial_Out_Divide_By_2 = 0 (do not divide by 2) or 1 (divide by 2);
    DIO_HW_Serial_Timebase = 0 (1.2 \mus clock) or 1 (10 \mus clock);
    DIO_HW_Serial_Enable = 1;
}

Use the following function to initiate a serial transfer.

Function DIO_HW_Serial_Initialize

{
    If (DIO_Serial_IO_In_Progress_St is 1) then
```

```
{
    /* Serial I/O is already in progress. Cannot start now */
    Notify user that serial I/O is already in progress;
}
Else
    /*DIO_Serial_IO_In_Progress_St indicates when the first seven bits of serial I/O is in progress. A timed delay is necessary to allow the last bit to be transferred. */
    Delay;
    DIO_HW_Serial_Start = 1;
}
```

Use the following function to read the data that has been input on the serial digital input. Use DIO\_Serial\_IO\_In\_Progress\_St and a delay to verify that the transfer is complete.

```
Function DIO_Serial_In
{
     [qrstuvwx] = DIO_Serial_Data_In_St;
}
```

Here q, r, s, t, u, v, w, and x are all binary digits corresponding to logic values input on the DIO4 pin, so that [qrstuvwx] is an eight-digit binary number. The logic value q will correspond to the first bit, and x will correspond to the last bit input on pin DIO4.

```
Function Serial_DIO
{
    /* Serial DIO Output */
    Call DIO_Serial_Data_Out;

    /* Serial DIO Setup */
    Call DIO_HW_Serial_Configure;

    /* Serial DIO Start */
    Call DIO_HW_Serial_Initialize;

    /* Serial DIO Wait Loop */
    While (DIO_Serial_IO_In_Progress_St is 1) wait;

    /*Wait for last bit to be transferred*/
    Delay;

    /* Serial DIO Input */
    Call DIO_Serial_In;
}
```

If you do not need serial digital output, you can omit the *Serial DIO Output* section from your program.

If you do not need serial digital input, you can omit the *Serial DIO Input* section from your program. If, in addition, you know that no software running on your computer will need the

serial digital output line during the time required for eight bits to be output serially, you can also omit the *Serial DIO Wait Loop* section from your program.

To perform several serial digital I/O operations in sequence, the *Serial DIO Wait Loop* is necessary; however, you can exclude the *Serial DIO Setup* section from the programming sequence for all 8-bit data entities except the first.

Note

To perform serial output without the serial input, the value in DIO\_Serial\_Data\_In\_St will become undefined. You can perform serial output on pin DIO0 and ignore serial input data. You cannot perform hardware-controlled serial input on pin DIO4 and software-controlled parallel output on pin DIO0 at the same time unless you want to keep the same value on the pin DIO0 for the duration of the serial DIO. In this case you should program eight instances of this value in the DIO\_Serial\_Data\_Out field before the serial DIO operation begins.

## 7.6.2.3 Software-Controlled Serial Digital I/O

If hardware-controlled serial digital I/O is not used, the EXTSTROBE/SDCLK pin can be used as a digital output line. This enables you to select the direction of the eight DIO<0..7> pins and the EXTSTROBE/SDCLK pin for creating simple digital communication protocols. For example, you can configure pin DIO0 for output and pin DIO4 for input and perform operations similar to the one described in section 7.6.2.2, *Hardware-Controlled Serial Digital I/O*. To use the EXTSTROBE/SDCLK pin it this way, you must disable hardware control of it by setting the following bitfield.

```
DIO_HW_Serial_Enable = 0;
```

Use the following function to control the value on the EXTSTROBE/SDCLK pin:

```
Function DIO_Clock_Out
{
    DIO_Software_Serial_Control = 0 (for logic low) or 1 (for logic high);
}
```

## 7.6.2.4 Programming the Control Lines

Use the following function to set the generic control lines:

```
Function MSC_Generic_Control
{
    Control = output value;
}
```

🖙 Note

These are generic control lines. Refer to the user manual for your DAQ board or device for information on how these lines are used.

## 7.6.2.5 Reading the Status Lines

Use the following function to read the generic status lines:

```
Function MSC_Generic_Status
    return(Generic Status);
```



These are generic status lines. Refer to the hardware manual for your DAQ board or device for information on how these lines are used.

## 7.6.3 Bitfield Descriptions

Bits in the register bit maps are organized into bitfields. A bitfield can contain one or more bits. Only bits with contiguous locations within a register can belong to a bitfield. The high and low pairs of load and save registers for 24-bit counters are also treated as bitfields. The digital I/O-related bitfields are described below. Not all bitfields referred to in section 7.6, *Programming Information*, are listed here. To locate a particular bitfield description within this manual, refer to Appendix B, Register Information.

#### Control

bits: <8..15> type: Write in: Generic\_Control\_Register address: 71

This bitfield determines the value on the CTRL<0..7> pins. Refer to your board user manual for a description of the function of these pins.

#### **DIO HW Serial Enable**

hit: 9 type: Write in: DIO Control Register address: 11

This bit enables hardware-controlled serial digital I/O:

- 0: Disabled. Use DIO\_Software\_Serial\_Control bit to toggle EXTSTROBE/SDCLK
- 1: Enabled. EXTSTROBE/SDCLK pin is controlled by serial hardware.

#### DIO HW Serial Start

bit: 8 address: 11 type: Strobe in: DIO Control Register

Setting this bit to 1 starts the hardware-controlled serial digital I/O if enabled. This bit is cleared automatically. Related bitfields: DIO\_HW\_Serial\_Enable.

#### **DIO HW Serial Timebase**

bit: 10 type: Write in: DIO\_Control\_Register address: 11

This bit selects the timebase used for the EXTSTROBE/SDCLK signal during hardware-controlled serial digital I/O:

0: SERIAL TIMEBASE divided by 12 (1.2 us clock).

1: IN TIMEBASE2.

You need to set DIO\_Serial\_Out\_Divide\_By\_2 to 0 if a 10 MHz oscillator is used and to 1 if a 20 MHz oscillator is used to obtain the frequency indicated in parentheses. Use DIO\_HW\_Serial\_Enable to enable hardware-controlled serial digital I/O. Related bitfields: DIO\_Serial\_Out\_Divide\_By\_2, DIO\_HW\_Serial\_Enable.

#### DIO\_Parallel\_Data\_In\_St

bits: <0..7> type: Read in: DIO\_Parallel\_Input\_Register address: 7

This bitfield is used for digital input on DIO<0..7>. If a DIO line is configured for output, the corresponding bit in this register will reflect the output state.

#### **DIO Parallel Data Out**

bits: <0..7> type: Write in: DIO\_Output\_Register address: 10

This bitfield is used for data to be output in parallel on DIO<0..7>.

#### DIO\_Pins\_Dir

bits: <0..7> type: Write in: DIO Control Register address: 11

This bitfield selects the directions of the bidirectional pins DIO<0..7>:

0: Input.

1: Output.

Use this field to configure all eight lines on a per line basis.

#### DIO\_Serial\_Data\_In\_St

bits: <0..7> type: Read in: DIO\_Serial\_Input\_Register address: 28

This bitfield is used for serial digital input on DIO4. Do not attempt to read from this register while serial digital I/O is in progress. Related bitfields: DIO Serial IO In Progress.

#### DIO\_Serial\_Data\_Out

**bits:** <8..15> **type:** Write **in:** DIO\_Output\_Register **address:** 10

This bitfield is used for data to be serially output on DIO0.

#### DIO\_Serial\_IO\_In\_Progress\_St

bit: 12 type: Read in: Joint\_Status\_1\_Register address: 27

This bit indicates whether the first seven bits of serial digital I/O is in progress:

- 0: Indicates that operation is not in progress, or that the last bit is being shifted out.
- 1: Indicates that one of the first seven bits is being shifted out.

Note that after this bit changes from 1 to 0 there is still one more bit of data to be shifted in/out. You must wait one more serial clock period for the operation to finish, which, for example, can be performed by a software delay loop or OS provided function.

#### DIO\_Serial\_Out\_Divide\_By\_2

bit: 13 type: Write in: Clock\_and\_FOUT\_Register address: 56

Divide the clock used for serial digital I/O timing by 2, provided hardware timing is used:

0: No. SERIAL\_TIMEBASE is IN\_TIMEBASE.

1: Yes. SERIAL TIMEBASE is IN TIMEBASE divided by 2.

#### DIO\_Software\_Serial\_Control

bit: 11 type: Write in: DIO\_Control\_Register address: 11

If DIO\_HW\_Serial\_Enable is set to 0, the inverted state of this bit is reflected on the EXTSTROBE/SDCLK pin.

#### **Generic Status**

bits: <8...11> type: Read in: Joint Status 2 Register address: 29

This bitfield reflects the value of the STATUS<0..3> pins.

## 7.7 Timing Diagrams

This section presents the timing for the serial DIO mode.

## 7.7.1 Serial Input Timing

In the serial-input mode, the rising edge of the EXTSTROBE/SDCLK signal clocks data on the DIO4/SDIN line. Figure 7-7 shows the setup and hold times for serial input.




Figure 7-7. Serial Input Timing

## 7.7.2 Serial Output Timing

In the serial-output mode, the falling edge of the EXTSTROBE/SDCLK signal clocks data on the DIO0/SDOUT line. Figure 7-8 shows the propagation delay for serial output.




Figure 7-8. Serial Output Timing

# 7.8 Detailed Description

Two periodic timebases are available for timing the serial output—a  $1.2 \,\mu s$  clock and a  $10 \,\mu s$  clock. The clock is selected according to Table 7-2.

 Table 7-2.
 Serial Output Source Select

DIO_HW_Serial_Timebase	Description	
0	1.2 μs clock	
1	10 μs clock	

The DIO<0..7> directionality control is provided by DIO\_Pins\_Dir. Each of the eight digital lines can be individually configured using this bitfield. Two-way digital communication can be accomplished on the DIO lines by programming some of the lines for input and some for output. In parallel I/O mode, the bits in the read register that correspond to pins configured for output should be ignored. Similarly, the bits in the write register that correspond to pins configured for input are ignored by the hardware.

# **Interrupt Control**

## 8.1 Overview

This chapter describes the interrupt control module (ICM), its features, and the conditions that cause interrupts. The ICM consists of two interrupt banks that can be routed to any two of the eight open drain, interrupt output lines. The ICM allows using one or two interrupt channel interfaces to the CPU. Interrupt group A handles the interrupts associated with the AITM, the board-level interrupt input IRQ\_IN0, and interrupts associated with general-purpose counter 0. Interrupt group B handles the interrupts associated with the AOTM, board-level interrupt input IRQ\_IN1, and interrupts associated with general-purpose counter 1.

The combined interrupt output of both interrupt groups can be enabled on the first two interrupt lines as well. This allows pairing up to three pins externally to increase the sink current capability. This is useful for buses such as the NuBus, which have a single-interrupt line but high-current sink requirements.

Two additional independently controlled outputs from each of the two interrupt groups are provided to simplify the interface for hardware acceleration of specific interrupt-driven tasks, such as general-purpose counter/timer input using DMA instead of interrupts. The additional independent interrupt outputs are called secondary interrupt outputs.

## 8.2 Features

The ICM has the following features:

- Eight tri-statable interrupt lines with high-current output stages for direct interface to the bus.
- Two interrupt groups with individual channel selections. Both groups can share the same interrupt channel.
- Two external interrupt inputs for board-level interrupts generated outside the DAQ-STC.
- 18 internally generated interrupt sources relating to the AITM, AOTM, and GPCT modules.
- Two additional independently controlled outputs for each group allow an additional mechanism for interrupt service.

# 8.3 Pin Interface

Table 8-1 lists the I/O signals relevant to the ICM.

**Pin Type Notation:** 

ID TTL input, pull down (50 k $\Omega$ )

OD18U Output open drain, 24 mA sink, pull up (50 k $\Omega$ )

Table 8-1. Pin Interface

Pin Name	Type	Description
IRQ_IN<01>	ID	Individually Programmable Polarity General-Purpose Interrupt Inputs<01> to the DAQ-STC—These inputs are enabled/disabled via registers in the DAQ-STC and passed on to the two interrupt groups in the DAQ-STC. Related bitfields: Pass_Thru_i_Interrupt_Enable, Pass_Thru_i_Interrupt_Polarity.
IRQ_OUT<07>	OD18U	Programmable Polarity Interrupt Outputs<07> from the DAQ-STC. Two IRQ_OUT lines can be asserted simultaneously by the two interrupt groups in the DAQ-STC when an unmasked interrupt condition is true. Both interrupt groups can also share the same IRQ_OUT line, in which case only one IRQ_OUT line will be asserted. In addition, IRQ_OUT0 and IRQ_OUT1 can be enabled to be driven whenever any unmasked interrupt condition is true. These two outputs can be tied together to increase the current sink capability as required by NuBus. Destination: CPU bus. Related bitfields: Interrupt_A_Output_Select, Interrupt_A_Output_Enable, Interrupt_B_Output_Enable, Interrupt_B_Output_Polarity, Interrupt_Output_On_3_Pins.
SEC_IRQ_OUT_BANK0	OD18U	Secondary Interrupt Output for Interrupt Group A.
SEC_IRQ_OUT_BANK1	OD18U	Secondary Interrupt Output for Interrupt Group B.

# 8.4 Programming Information

This section presents programming information that is specific to the ICM. For general information about programming the DAQ-STC, see section 2.6, *Programming Information*.

### 8.4.1 Programming the Interrupt Interface

This section contains detailed programming information for users who need to do bit-level programming of the interrupt interface for specialized applications.

The DAQ-STC can be used as an interrupt management device. The DAQ-STC can generate interrupts on up to 18 internal conditions and can propagate two externally generated interrupts. Ten pins are provided for the interrupt interface: pins IRQ\_OUT<0..7> can be used for interrupt assertion, and pins IRQ\_IN<0..1> can be used for interrupt propagation.

Interrupts on the DAQ-STC are divided into groups A and B. Details are provided in section 8.4.2, *Interrupt Handling*.

## 8.4.1.1 Interrupt Output Polarity

Use the following function to select the logic level that will indicate an interrupt condition on the IRQ\_OUT pins and to indicate whether you want the selected interrupt to be duplicated on the IRQ\_OUT<0..1> pins.

```
Function MSC_IRQ_Personality
{
    Interrupt_Output_Polarity = 0 (for active high) or 1 (for active low);
    Interrupt_Output_On_3_Pins = 0 (disabled) or 1 (enabled);
}
```

## 8.4.1.2 Interrupt Output Select and Enable

Use the following function to select the IRQ\_OUT pin that will indicate an interrupt condition in the interrupt group and to enable interrupts for the group.

```
Interrupt_B_Enable = 0 (disabled) or 1 (enabled);
break;
}
```

Note

Two groups can share the same IRQ\_OUT pin.

You should set Interrupt\_i\_Output\_Enable to 1 after selecting the interrupt polarity and appropriate IRQ\_OUT pin number.

The described mechanism allows you to change interrupt levels during an operation. However, you should not change interrupt levels once an operation has begun because your ISR may not function properly.

## 8.4.1.3 Pass-Through Interrupt

Two conditions external to the DAQ-STC, if properly connected, can cause the chip circuitry to indicate an interrupt condition. The input pins IRQ\_IN<0..1> can be used for this purpose. Your board hardware must be designed with this in mind for software to be able to take advantage of this DAQ-STC feature.

Use the following function to select the polarity of signal which will be used as an external interrupt.

```
Function MSC_Pass_Through_Polarity
{
    Pass_Thru_0_Interrupt_Polarity = 0 (active high) or 1 (active low);
    Pass_Thru_1_Interrupt_Polarity = 0 (active high) or 1 (active low);
}
```

Use the following function to enable the use of an external interrupt condition on pins IRQ\_IN<0..1>.

```
Function MSC_Pass_Through_Interrupt
{
    switch (pass through interrupt)
    {
        case 0:
            Pass_Thru_0_Interrupt_Enable = 0 (disabled) or 1 (enabled);
            break;
        case 1:
            Pass_Thru_1_Interrupt_Enable = 0 (disabled) or 1 (enabled);
            break;
    }
}
```

Use the following function to enable the use of an external secondary interrupt condition on pins IRQ\_IN<0..1>.

```
Function MSC_Pass_Through_Second_Irq
{
    switch (pass through secondary interrupt)
    {
        case 0:
            Pass_Thru_0_Second_Irq_Enable = 0 (disabled) or 1 (enabled);
            break;
        case 1:
            Pass_Thru_1_Second_Irq_Enable = 0 (disabled) or 1 (enabled);
            break;
    }
}
```

Note

You should set Pass\_Through\_i\_Interrupt\_Enable to 1 after selecting the interrupt polarity.

### 8.4.2 Interrupt Handling

Up to 18 events occurring within the DAQ-STC and up to two events occurring outside the DAQ-STC can cause the DAQ-STC to assert an interrupt. This section presents a programming sequence you can use to determine which of the many conditions caused the interrupt. You will find suggestions for interrupt-servicing programs in the other chapters of this manual.

Keep a record of interrupts that you enable so that you can determine which condition caused the interrupt. You should have software copies of all the relevant write-only registers. It is assumed that you want to service every condition that can cause an interrupt.

For instructions on programming the physical interrupt interface circuitry, see section 8.4.1, *Programming the Interrupt Interface*. For information on how your system uses the DAQ-STC interrupts, consult your hardware and computer manuals.

Conditions that can cause interrupts are divided into group A and group B. Group A contains conditions generated by or related to analog input control and timing circuitry, general-purpose counter 0, and pass-through interrupt 0. Group B contains conditions generated by or related to analog output control and timing circuitry, general-purpose counter 1, and pass-through interrupt 1. You can enable the two groups independently, and you can choose any of the eight interrupt levels for each group, or the two groups can share an interrupt level.

The following sections present the functions that should be executed when an appropriate interrupt is asserted.

### 8.4.2.1 Interrupt Program

If both groups are enabled and share the same interrupt level, your service program should test all the possible causes of interrupt and react to each one of them. You can use the following function.

## 8.4.2.2 Interrupt Group A

Group A contains the following interrupts:

- Analog input: Error, START, STOP, START1, START2, SC\_TC, and FIFO conditions.
- General-purpose counter 0: G0 TC and G0 Gate.
- Pass-through interrupt: Pass-Through interrupt 0.

Use the following function to service an interrupt generated by group A. The same sequence can be applied if the two groups share the interrupt level and the function Shared\_Level\_Service is used and if the interrupt level is dedicated to group A.

```
/* to the DAQ-STC in order to clear this interrupt condition*/
    }
Else if (Soft Copy(Pass Thru 0 Interrupt Enable) is 1) then
    If (Pass_Thru_0_Interrupt_St is 1) then
        /*The interrupt was caused by signal entering DAQ-STC through the
        IRO IN0 pin*/
        Service the external interrupt 0;
        /*You cannot explicitly acknowledge a pass-through interrupt. You must
         perform an action*/
        /*external to the DAQ-STC in order to clear this interrupt condition.
        Normally, board hardware*/
        /*should be designed so that you can cause this action*/
        /*To enable this interrupt, set AI Pass Thru 0 Interrupt Enable = 1*/
    }
Else if (SoftCopy(G0_TC_Interrupt_Enable) is 1) then
    If (G0\_TC\_St = 1) then
         /*The interrupt was caused by general-purpose counter 0 TC*/
        Service the general-purpose counter 0 TC interrupt;
        /*To clear this interrupt, set G0_TC_Interrupt_Ack = 1*/
        /*To enable this interrupt, set G0 TC Interrupt Enable = 1*/
Else if (G0_Gate_Interrupt_St is 1) then
    /*The interrupt was caused by appropriate event that occurred on gate of
    general-purpose counter 0*/
    Service the general-purpose counter 0 gate interrupt;
    /*To clear this interrupt, set G0_Gate_Interrupt_Ack = 1*/
    /*To enable this interrupt, set G0_Gate_Interrupt_Enable = 1*/
Else if (Soft_Copy(AI_SC_TC_Interrupt_Enable) is 1) then
    If (AI SC TC St is 1) then
        /*The interrupt was caused by AI SC TC signal*/
        Service the AI SC TC interrupt;
        /*To clear this interrupt, set AI_SC_TC_Interrupt_Ack = 1*/
        /*To enable this interrupt, set AI_SC_TC Interrupt Enable = 1*/
    }
Else if (Soft Copy(AI START1 Interrupt Enable) is 1) then
```

```
{
    If (AI_START1_St is 1) then
        /*The interrupt was caused by AI START1 signal*/
        Service the AI START1 interrupt;
        /*To clear this interrupt, set AI_START1_Interrupt_Ack = 1*/
        /*To enable this interrupt, set AI START1 Interrupt Enable = 1*/
    }
Else if (Soft Copy(AI START2 Interrupt Enable) is 1) then
    If (AI_START2_St is 1) then
        /*The interrupt was caused by AI START2 signal*/
        Service the AI START2 interrupt;
        /*To clear this interrupt, set AI START2 Interrupt Ack = 1*/
        /*To enable this interrupt, set AI_START2_Interrupt_Enable = 1*/
    }
Else if (Soft_Copy(AI_Error_Interrupt_Enable) is 1) then
    If ((AI_Overrun_St is 1) or (AI_Overflow_St is 1)) then
        /*The interrupt was caused by one or both errors*/
        Service the AI error interrupt;
        /*To clear this interrupt, set AI_Error_Interrupt_Ack = 1*/
        /*To enable this interrupt, set AI Error Interrupt Enable = 1*/
Else if (Soft_Copy(AI_STOP_Interrupt_Enable) is 1) then
    If (AI_STOP_St is 1) then
        /*The interrupt was caused by AI STOP signal*/
        Service the AI STOP interrupt;
        /*To clear this interrupt, set AI_STOP_Interrupt_Ack = 1*/
        /*To enable this interrupt, set AI STOP Interrupt Enable = 1*/
    }
Else if (Soft Copy(AI START Interrupt Enable) is 1) then
    If (AI START St is 1) then
        /*The interrupt was caused by AI START signal*/
        Service the AI START interrupt;
        /*To clear this interrupt, set AI START Interrupt Ack = 1*
        /*To enable this interrupt, set AI_START_Interrupt_Enable = 1*/
    }
```

```
}
Else done_a = 1;
}
```

## 8.4.2.3 Interrupt Group B

Interrupt group B contains the following interrupts.

- Analog output: error, STOP, START, START1, BC\_TC, UC\_TC, and FIFO conditions.
- General-purpose counter 1: G1 TC and G1 Gate.
- Pass-through interrupt: Pass-Through interrupt 1.

The following function should be used to service an interrupt generated by group B. The same sequence can be applied if the two groups share the interrupt level and the function Shared\_Level\_Service is used and if the interrupt level is dedicated to group B.

```
Function Service_Group_B
    Declare variable done b;
    done b = 0;
    While (done_b is 0) do
        If (Soft_Copy(AO_FIFO_Interrupt_Enable) is 1) then
             If (AO_FIFO_Request_St is 1) then
                 /*AO FIFO caused the interrupt*/
                 Service AO FIFO interrupt;
                 /*You cannot explicitly acknowledge a FIFO interrupt. You must perform
                 an action external to the DAQ-STC in order to clear this interrupt
                 condition*/
        Else if (Soft_Copy(Pass_Thru_1_Interrupt_Enable) is 1) then
             If (Pass Thru 1 Interrupt St is 1) then
                 /*The interrupt was caused by a signal entering the DAQ-STC through the
                 IRQ IN1 pin*/
                 Service the external interrupt 0;
                 /*You cannot explicitly acknowledge a pass-through interrupt. You must
                 perform an action*//*external to the DAQ-STC in order to clear this
                 interrupt condition. Normally, board hardware*//*should be designed so
                 that you can cause this action*/
                 /*To enable this interrupt, set AI Pass Thru 1 Interrupt Enable = 1*/
             }
```

```
Else if (Soft_Copy(AO_UI2_TC_Interrupt_Enable) is 1) then
    If (AO UI2 TC Interrupt St is 1) then
    {
         /*The interrupt was caused by AO UI2_TC, that is, the UPDATE2 signal*/
        Service the AO UI2 TC interrupt;
        /*To clear this interrupt, set AI_UI2_TC_Interrupt_Ack = 1*/
        /*To enable this interrupt, set AI_UI2_TC_Interrupt_Enable = 1*/
    }
Else if (SoftCopy(G1_TC_Interrupt_Enable) is 1) then
    If (G1_TC_St is 1) then
         /*The interrupt was caused by general-purpose counter 0 TC*/
        Service the general-purpose counter 0 TC interrupt;
        /*To clear this interrupt, set G1_TC_Interrupt_Ack = 1*/
        /*To enable this interrupt, set G1 TC Interrupt Enable = 1*/
Else if (G1_Gate_Interrupt_St is 1) then
    /*The interrupt was caused by an appropriate event that occurred on the gate
    of*/
    /*general-purpose counter 0*/
    Service the general-purpose counter 0 gate interrupt;
    /*To clear this interrupt, set G1 Gate Interrupt Ack = 1*
    /*To enable this interrupt, set G1_Gate_Interrupt_Enable = 1*/
Else if (Soft_Copy(AO_BC_TC_Interrupt_Enable) is 1) then
    If (AO_BC_TC_St is 1) then
         /*The interrupt was caused by AO BC_TC signal*/
        Service the AO BC TC interrupt;
        /*To clear this interrupt, set AO BC TC Interrupt Ack = 1*/
        /*To enable this interrupt, set AO_BC_TC_Interrupt_Enable*/
    }
Else if (Soft_Copy(AO_UC_TC_Interrupt_Enable) is 1) then
    If (AO_UC_TC_St is 1) then
        /*The interrupt was caused by AO UC_TC signal*/
        Service the AO BU TC interrupt;
        /*To clear this interrupt, set AO_UC_TC_Interrupt_Ack = 1*/
```

```
/*To enable this interrupt, set AO_UC_TC_Interrupt_Enable = 1*/
    }
Else if (Soft Copy(AO START1 Interrupt Enable) is 1) then
    If (AO_START1_St is 1) then
        /*The interrupt was caused by AO START1 signal*/
        Service the AO START1 interrupt;
        /*To clear this interrupt, set AO START1 Interrupt Ack = 1*/
        /*To enable this interrupt, set AO_START1_Interrupt_Enable = 1*/
Else if (Soft_Copy(AO_UPDATE_Interrupt_Enable) is 1) then
    If (AO UPDATE St is 1) then
    {
        /*The interrupt was caused by AO UPDATE signal*/
        Service the AO UPDATE interrupt;
        /*To clear this interrupt, set AO_UPDATE_Interrupt_Ack = 1*/
        /*To enable this interrupt, set AO_UPDATE_Interrupt_Enable = 1*/
Else if (Soft_Copy(AO_Error_Interrupt_Enable) is 1) then
    If (AO_Overrun_St is 1) then
    {
        /*The interrupt was caused by one or both errors*/
        Service the AO error interrupt;
        /*To clear this interrupt, set AO Error Interrupt Ack = 1*/
        /*To enable this interrupt, set AO Error Interrupt Enable = 1*/
    }
Else if (Soft Copy(AO STOP Interrupt Enable) is 1) then
    If (AO STOP St is 1) then
        /*The interrupt was caused by AO STOP signal*/
        Service the AO STOP interrupt;
        /*To clear this interrupt, set AO_STOP_Interrupt_Ack = 1*/
        /*To enable this interrupt, set AO_STOP_Interrupt_Enable = 1*/
        /*This interrupt is not supported*/
    }
Else if (Soft_Copy(AO_START_Interrupt_Enable) is 1) then
    If (AO_START_St is 1) then
```

```
{
    /*The interrupt was caused by AO START signal*/
    Service the AO START interrupt;
    /*To clear this interrupt, set AO_START_Interrupt_Ack = 1*/
    /*To enable this interrupt, set AO_START_Interrupt_Enable = 1*/
    /*This interrupt is not supported*/
    }
}
Else done_b = 1;
}
```

The functions presented in this section can always be used. However, you can also consider them to be only examples. If your application uses fewer than the full number of interrupts listed here, your interrupt service programs will be more efficient if you omit appropriate parts of the code. You can also improve performance by modifying the order of evaluation of interrupt-causing conditions. You will often be able to take advantage of your knowledge of the application to write interrupt service programs that are fine-tuned to the particular application.

## 8.4.3 Bitfield Descriptions

Bits in the register bit maps are organized into bitfields. A bitfield can contain one or more bits. Only bits with contiguous locations within a register can belong to a bitfield. The high and low pairs of load and save registers for 24-bit counters are also treated as bitfields. The interrupt control-related bitfields are described below. Not all bitfields referred to in section 8.4, *Programming Information*, are listed here. To locate a particular bitfield description within this manual, refer to Appendix B, *Register Information*.

#### Interrupt\_A\_Enable

bit: 11 type: Write in: Interrupt\_Control\_Register address: 59

This bit enables interrupt request generation on the IRQ\_OUT pin selected by Interrupt\_A\_Output\_Select:

0: Disabled.1: Enabled.

Related bitfields: Interrupt\_A\_Output\_Select.

#### **Interrupt A Output Select**

**bits:** <8..10> **type:** Write **in:** Interrupt\_Control\_Register **address:** 59

This bit selects the output pin IRQ\_OUT<0..7> for interrupt group A: 0–7: IRQ\_OUT<0..7>.

#### Interrupt\_A\_St

bit: 15 type: Read in: AI\_Status\_1\_Register address: 2

This bit indicates whether an interrupt is asserted in interrupt group A:

0: No interrupts asserted.

1: At least one interrupt asserted.

#### Interrupt B Enable

**bit:** 15 **type:** Write **in:** Interrupt\_Control\_Register **address:** 59

This bit enables interrupts request generation on the IRQ\_OUT pin selected by Interrupt\_B\_Output\_Select.

0: Disabled.

1: Enabled.

Related bitfields: Interrupt\_B\_Output\_Select.

#### Interrupt\_B\_Output\_Select

bit: <12..14> type: Write in: Interrupt\_Control\_Register address: 59

This bit selects the output pin IRQ\_OUT<0..7> for interrupt group B:

0-7: IRQ\_OUT<0..7>.

#### Interrupt\_B\_St

bit: 15 type: Read in: AO\_Status\_1\_Register address: 3

This bit indicates whether an interrupt is asserted in interrupt group B:

0: No interrupt asserted.

1: At least one interrupt asserted.

## Interrupt\_Output\_On\_3\_Pins

**bit:** 1 **type:** Write **in:** Interrupt\_Control\_Register **address:** 59

This bit enables output on IRQ\_OUT lines 0 and 1 in addition to the IRQ\_OUT lines specified by Interrupt\_A\_Output\_Select and Interrupt\_B\_Output\_Select when an interrupt request is generated in either group. This is useful because of the NuBus interrupt line current drive requirements. Additional output on IRQ\_OUT0 and IRQ\_OUT1 pins is:

0: Disabled.

1: Enabled.

#### Interrupt\_Output\_Polarity

bit: 0 type: Write in: Interrupt Control Register address: 59

This bit selects the polarity of the IRQ OUT<0..7> output signals:

0: Active high.

1: Active low.

#### Pass Thru i Interrupt Enable

i = 0 bit: 9 type: Write in: Interrupt\_A\_Enable\_Register address: 73
 i = 1 bit: 11 type: Write in: Interrupt\_B\_Enable\_Register address: 75

This bit enables the pass through *i* interrupt:

0: Disabled.

1: Enabled.

Related bitfields: Pass\_Thru\_i\_Interrupt\_Polarity.

#### Pass\_Thru\_i\_Interrupt\_Polarity

i = 0 bit: 3 type: Write in: Interrupt\_Control\_Register address: 59 i = 1 bit: 2 type: Write in: Interrupt\_Control\_Register address: 59

This bit selects the polarity of the IRQ\_IN input signal:

0: Active high.

1: Active low.

#### Pass\_Thru\_i\_Interrupt\_St

i = 0 bit: 0 type: Read in: AI\_Status\_1\_Register address: 2 i = 1 bit: 0 type: Read in: AO\_Status\_1\_Register address: 3

This bit indicates whether a pass through *i* interrupt is asserted:

0: Interrupt not asserted.

1: Interrupt asserted.

#### Pass\_Thru\_i\_Second\_Irq\_Enable

i = 0 bit: 9 type: Write in: Second\_Irq\_A\_Enable\_Register address: 74
 i = 1 bit: 11 type: Write in: Second\_Irq\_B\_Enable\_Register address: 76

This bit enables the pass through *i* interrupt in the secondary interrupt bank:

0: Disabled.

1: Enabled.

Related bitfields: Pass\_Thru\_*i*\_Interrupt\_Polarity.

# 8.5 Interrupt Conditions

Table 8-2 summarizes the DAQ-STC interrupts and indicates the condition that causes each interrupt, when the interrupt is enabled

Table 8-2. Interrupt Condition Summary

Interrupt	Condition	
AI FIFO Interrupt	Interrupts are generated on the FIFO condition indicated by AI_FIFO_Mode.	
AI Error Interrupt	Interrupts are generated on the detection of an analog input overrun or overflow error condition.	
AI SC_TC Interrupt	Interrupts are generated on every SC_TC falling edge unless the pretrigger acquisition mode is selected. In the pretrigger acquisition mode, the first SC_TC falling edge does not generate an interrupt, but subsequent SC_TC falling edges do.	
AI START1 Interrupt	Interrupts are generated on valid START1 triggers received by the AITM. A valid START1 trigger is one that is received while the SC counter is armed and in the WAIT1 state. The actual interrupt signal appears on the active edge of SC_CLK.	
AI START2 Interrupt	Interrupts are generated on valid START2 triggers received by the AITM. A valid START2 trigger is one that is received while the SC counter is in the WAIT2 state. The actual interrupt signal appears on the active edge of SC_CLK.	
AI START Interrupt	Interrupts are generated on valid START triggers received by the AITM. A valid START trigger is one that is received while the SC counter is enabled to count. The actual interrupt signal appears on the active edge of SC_CLK.	
AI STOP Interrupt	Interrupts are generated on valid STOP triggers recognized by the AITM. A valid STOP trigger is one that is received while the SC counter is enabled to count. The actual interrupt signal appears on the active edge of SC_CLK. Note that this interrupt must be used in conjunction with the START interrupt.	
G0 TC Interrupt	Interrupts are generated on the leading edge of the G_TC signal from general-purpose counter 0.	
G0 Gate Interrupt	Interrupts are generated on the G_CONTROL signal from general-purpose counter 0. Refer to section 4.8.7, <i>Gate Actions</i> , for a complete description.	

Table 8-2. Interrupt Condition Summary (Continued)

Interrupt	Condition	
AO FIFO Interrupt	Interrupts are generated on the analog output FIFO condition indicated by AO_FIFO_Mode bitfield.	
AO Error Interrupt	Interrupts are genInterrupts are generated on the analog output FIFO condition indicated by AO_FIFO_Mode bitfield.erated on the detection of an analog output overrun error condition.	
AO UI2_TC Interrupt	Interrupts are generated on the trailing edge of the internal AO signal UPDATE2.	
AO UC_TC Interrupt	Interrupts are generated on the leading edge of the internal AO signal UC_TC.	
AO BC_TC Interrupt	Interrupts are generated on the trailing edge of the internal AO signal BC_TC.	
AO UPDATE Interrupt	Interrupts are generated on the trailing edge of the internal AO signal UPDATE.	
AO START1 Interrupt	Interrupts are generated on AO START1 pulses recognized by the AOTM. AO START1 is recognized on the active edge of the internal AO signal BC_CLK.	
G1 TC Interrupt	Interrupts are generated on the leading edge of the G_TC signal from general-purpose counter 1.	
G1 Gate Interrupt	Interrupts are generated on the G_CONTROL signal from general-purpose counter 1. Refer to section 4.8.7, <i>Gate Actions</i> for a complete description.	
Pass-Through Interrupt 0	Interrupts are generated when the IRQ_IN0 pin is asserted.	
Pass-Through Interrupt 1	Interrupts are generated when the IRQ_IN1 pin is asserted.	

# **Bus Interface**

## 9.1 Overview

This chapter describes the features of the bus interface module, gives programming instructions, and presents the timing diagrams for the bus interface. The bus interface module implements a flexible window address mapping scheme to access the internal registers of the DAQ-STC. The entire address space of the DAQ-STC is always indirectly accessible via two window registers—address and data.

Two accesses to the DAQ-STC are required for each access to an internal register via the window registers. This allows the DAQ-STC to be used in systems with address space limitations such as the ISA. The entire address space is also directly accessible for systems where address space is not a problem. A mixed-mode implementation of the address space, such as eight registers accessed directly and the remaining registers accessed in windowed mode, is desirable for the ISA bus. The frequently used registers have lower addresses to allow direct access to these registers in this mixed-mode implementation.

## 9.2 Features

The DAQ-STC bus interface has the following features:

- Intel- or Motorola-type bus interface selection
- Flexible windowed address space
  - Requires minimum of two words of address space
  - Scalable address space to suit host system
  - Direct addressing is possible

## 9.3 Pin Interface

The I/O signals relevant to the Bus Interface are listed in the following table. An asterisk following a pin name indicates that the default polarity for that pin is active low.

### **Pin Type Notation:**

ID TTL input, pull down (50 kΩ) IU Input, pull up (50 kΩ)

#### Chapter 9 Bus Interface

IU5 Input, pull up  $(5 \text{ k}\Omega)$ 

O4TU Output, 4 mA sink, 2.5 mA source tri-state, pull up (50 k $\Omega$ )
OD18U Output open drain, 24 mA sink, pull up (50 k $\Omega$ )

B9TU Bidirectional, 9 mA sink, 5 mA source tri-state, pull up (50 k $\Omega$ )

Table 9-1. Pin Interface

Pin Name	Type	Description
A<17>	ID	Address—This active high address signal selects the register during a read or write operation. The entire address space is always accessible via two word locations—the address register (A<17>=0) and the data register (A<17>=1). This provides a flexible window interface. The DAQ-STC can occupy 2-128 words in the address space of the host system. If less than seven address lines are used, the unused address inputs should be tied low. In this case, two accesses are required to read from or write to one of the indirectly addressed registers. Frequently accessed registers occupy lower addresses in the address space of the DAQ-STC so that they can be accessed directly. Source: CPU bus.
CHRDY_IN	IU5	Board-Level Channel Ready—When CHRDY_IN is deasserted, the DAQ-STC deasserts CHRDY_OUT, requesting that the CPU bus extend the current bus cycle.
CHRDY_OUT	OD18U	Channel Ready Output—This is an active high signal used for bus cycle extension. This signal is driven low when a bus cycle needs to be extended. A bus cycle extension can occur due to a board-level request (CHRDY_IN) or it can occur when the CPU tries to access a D/A converter during a DAQ-STC write to the D/A converters. Destination: CPU bus.
CS*	IU	Chip Select—This is an active low signal to activate the DAQ-STC to read from or write to one of the registers Source: CPU bus.
D<015>	B9TU	Bidirectional Tri-State Data Bus—This signal transfers data between the DAQ-STC and the CPU. Source/Destination: CPU bus.
INTEL/MOTO*	IU	Intel/Motorola Bus Interface Selection—Intel mode uses RD and WR signals. Motorola mode uses R/W and DS signals.

**Table 9-1.** Pin Interface (Continued)

Pin Name	Туре	Description	
RD/WR*	IU	In Intel mode, RD/WR = RD—This is an active low input signal indicating a read bus cycle from the host system so that the DAQ-STC will drive the data bus.	
		In Motorola mode, RD/WR = R/W—This is a read/write input signal indicating that the current bus cycle is a read (high) or write (low) cycle. The mode is set using the INTEL/MOTO pin. Source: CPU bus.	
RESET*	IU	Reset—This is an active low signal that resets the DAQ-STC during initialization. Related bitfields: Software_Reset.	
WR/DS*	IU	In Intel mode, WR/DS = WR—This is an active low input signal that indicates that the current bus cycle is a write cycle and that the CPU has placed valid data on the data bus.	
		In Motorola mode, WR/DS = DS—This is an active low input signal that indicates that the DAQ-STC should drive the data bus during a read cycle and that the CPU has placed valid data on the data bus during a write cycle. Source: CPU bus. The mode is set using the INTEL/MOTO pin.	
WRITE_STROBE<03>	04TU	Write Strobe—These pins serve as general-purpose write strobes. These could be used to simplify adding board-level control registers or as clear strobes for the various FIFOs. Related bitfields: Write_Strobe_0, Write_Strobe_1, Write_Strobe_2, Write_Strobe_3.	

# 9.4 Programming Information

This section presents programming information that is specific to the bus interface. For general information about programming the DAQ-STC, see section 2.6, *Programming Information*.

### 9.4.1 Programming the Write Strobes

Use the following function to pulse the write strobe signals WRITE\_STROBE<0..3>.

```
Function MSC_Write_Strobe
{
    switch (strobe number)
    {
        case 0:
            Write_Strobe_0 = 1;
            break;
        case 1:
            Write_Strobe_1 = 1;
            break;
        case 2:
            Write_Strobe_2 = 1;
            break;
        case 3:
            Write_Strobe_3 = 1;
            break;
}
```

Note

These are generic strobe lines. Refer to the hardware manual for your DAQ board or device for information on how these lines are used.

## 9.4.2 Bitfield Descriptions

Bits in the register bit maps are organized into bitfields. A bitfield can contain one or more bits. Only bits with contiguous locations within a register can belong to a bitfield. The high and low pairs of load and save registers for 24-bit counters are also treated as bitfields. The bus interface-related bitfields are described below. Not all bitfields referred to in section 9.4, *Programming Information*, are listed here. To locate a particular bitfield description within this manual, refer to Appendix B, *Register Information*.

#### Software\_Reset

**bit:** 11 **type:** Write **in:** Joint\_Reset\_Register **address:** 72

Setting this bit to 1 resets the DAQ-STC and is equivalent to pulsing the RESET pin. Setting this bit to 0 clears the bit and takes the DAQ-STC out of reset. This bit cannot be cleared using windowed mode accesses.

#### **Software Test**

**bit:** 5 **type:** Strobe **in:** Analog\_Trigger\_Etc\_Register **address:** 61 Setting this bit to 1 enables the hardware test mode, which tri-states all the output signals. Setting this bit to 1 is equivalent to bringing the TEXT\_IN pin low.

#### Window Address

**bits:** <0..15> **type:** Write **in:** Window\_Address\_Register **address:** 0

This bitfield contains the register address for windowed mode accesses. To access a register in windowed mode, write the address of the register you want to access into this bitfield. The register whose address you wrote will be mirrored in the Window\_Data\_Read and Window\_Data\_Write bitfields. Related bitfields: Window\_Data\_Read, Window\_Data\_Write.

#### Window Data

bits: <0..15>type: Readin: Window\_Data\_Registeraddress: 1bits: <0..15>type: Writein: Window\_Data\_Registeraddress: 1

Use these bitfields to read or write the value contained in the register whose address is in the Window\_Address bitfield. Related bitfield: Window\_Address.

#### Write Strobe 0

bit: 0 type: Strobe in: Write\_Strobe\_0\_Register address: 82

Writing to this register pulses the WRITE\_STROBE0 pin.

#### Write Strobe 1

**bit:** 0 **type:** Strobe **in:** Write\_Strobe\_1\_Register **address:** 83

Writing to this register pulses the WRITE\_STROBE1 pin.

#### Write\_Strobe\_2

bit: 0 type: Strobe in: Write\_Strobe\_2\_Register address: 84

Writing to this register pulses the WRITE\_STROBE2 pin.

#### Write\_Strobe\_3

**bit:** 0 **type:** Strobe **in:** Write\_Strobe\_3\_Register **address:** 85

Writing to this register pulses the WRITE\_STROBE3 pin.

# 9.5 Timing Diagrams

The DAQ-STC is statically configurable for Intel- or Motorola-style bus interfaces, which are adaptable to many others. There are seven address lines for accessing up to 128 read/write registers, which are 16 bits wide. The read timing for the Intel-style bus interface is shown in Figure 9-1, and the write timing is shown in Figure 9-2. The read timing for the Motorola-style bus interface is shown in Figure 9-3, and the write timing is shown in Figure 9-4.




Figure 9-1. Intel Bus Interface Read Timing




Figure 9-2. Intel Bus Interface Write Timing

Table 9-2. Intel Bus Interface Timing

Name	Description	Minimum	Maximum
Tcs-rd	CS-RD pulsewidth	45 (50)	_
Tcs-wr	CS-WR pulsewidth	40	_
Tads	Address setup time	0	_
Tadh	Address hold time	0	_
Tdv	Data valid	12	44 (49)
Tdi	Data invalid	3	10

**Table 9-2.** Intel Bus Interface Timing (Continued)

Name	Description	Minimum	Maximum
Tds	Data setup time	25	_
Tdh	Data hold time	0	_
All timing values are in nanoseconds.			

The numbers in parentheses indicate a 100 pF load; all other numbers indicate 15 pF.

The DAQ-STC generates an internal read or write signal based upon the read, write, and chip-select signals at the pins. The internal signal will be asserted only when both chip select and the appropriate strobe are asserted, shown in these figures as CS-RD and CS-WR. The timing parameters are all relative to the combined signal.




Figure 9-3. Motorola Bus Interface Read Timing




Figure 9-4. Motorola Bus Interface Write Timing

Table 9-3. Intel Bus Interface Timing

Name	Description	Minimum	Maximum
Tcs-ds	CS-DS pulsewidth	50	_
Tads	Address setup time	0	_
Tadh	Address hold time	6	_
Trws	Rd/wr setup time	3	_
Trwh	Rd/wr hold time	3	_
Tdv	Data valid	13	(50)*
Tdi	Data invalid	4	10
Tds	Data setup time	25	_
Tdh	Data hold time	0	_

All timing values are in nanoseconds.

The DAQ-STC generates an internal read or write signal based upon the read/write, data strobe, and chip-select signals at the pins. The internal signals will be asserted only when both the chip-select and data-strobe signals are asserted, shown above as CS-DS. The timing parameters are all relative to the combined signal.

<sup>\*</sup> Number in parentheses indicates a 100 pF load.

# **Miscellaneous Functions**

## 10.1 Overview

This chapter discusses the miscellaneous functions not covered in the other chapters. The miscellaneous functions include clock distribution, the programmable frequency output, analog triggering, and test mode. The clock distribution circuit routes the master timebase to each of the internal modules and allows the master timebase to be shared between multiple DAQ-STCs. The programmable frequency output provides a divide-down version of the master timebase for board use. The analog trigger circuit provides an alternate triggering mechanism for the AITM, AOTM, and GPCT that can trigger based on the level of an analog waveform. The test mode provides a method to quickly verify input pin connectivity.

## 10.2 Features

The DAQ-STC has the following miscellaneous features:

- Clock distribution
  - Two clock input pins for main clock selection with master/slave capability across the RTSI bus
  - Divide-by-two stage for main clock selection allows more flexible interfacing to slow and fast external components
  - Independent clock multiplexers for selecting the input timebase and the output conditioning clock, allowing selection of a fast input timebase for high timing resolution and a slow output conditioning clock to facilitate interfacing to slow components
  - Output pin for board-level use of the main clock selection
- Frequency output
  - Divides the master timebase by any integer between 1 and 16
- Analog trigger
- Test mode

## 10.3 Clock Distribution

The DAQ-STC has two timing input pins, OSC and RTSI\_OSC, to allow for master/slave clock distribution across the RTSI bus, as shown in Figure 10-1. In a master/slave scheme, both master and slave DAQ-STCs derive their timing from the RTSI\_OSC pin to minimize the skew between master and slave. The master DAQ-STC enables the output driver on its RTSI\_OSC pin and the slave disables the driver on its RTSI\_OSC pin. The clock distribution circuit has divisors and multiplexers to divide IN\_TIMEBASE by two and select either IN\_TIMEBASE or IN\_TIMEBASE divided by two for routing to the various modules. This scheme allows using either a 10 MHz or 20 MHz clock at the OSC pin without necessarily scaling the absolute timing. The OUTBRD\_OSC pin supplies the IN\_TIMEBASE signal to the board either directly or divided by two.




Figure 10-1. Clock Distribution

The clock-distribution circuit generates two input timebases and one output timebase for the AITM, AOTM, and GPCT modules. The slower input timebase, IN\_TIMEBASE2, is shared by AITM, AOTM, and GPCT. The multiplexers allow for independent selection of the clock source for the various modules. The multiplexers also provide additional flexibility when interfacing the DAQ-STC to system components because the output portion of the various modules can use a different clock from the input portion of the same module. Table 10-1 indicates the internal timebases derived from IN\_TIMEBASE.

Timebase	Related Bitfields	Divide Options
IN_TIMEBASE2	Slow_Internal_Time_Divide_By_2, Slow_Internal_Timebase	100, 200
AI_IN_TIMEBASE1	AI_Source_Divide_By_2	1, 2

**Table 10-1.** Timebases Derived from IN TIMEBASE

Timebase Related Bitfields **Divide Options** AI OUT TIMEBASE AI Output Divide By 2 1, 2 AO\_IN\_TIMEBASE1 AO\_Source\_Divide\_By\_2 1, 2 1, 2 AO\_OUT\_TIMEBASE AO\_Output\_Divide\_By\_2 G IN TIMEBASE1 G Source Divide By 2 1.2 FOUT\_TIMEBASE FOUT\_Timebase\_Select 1, 2 SERIAL\_TIMEBASE DIO\_Serial\_Out\_Divide\_By\_2, 1, 2 Slow Internal Timebase

**Table 10-1**. Timebases Derived from IN\_TIMEBASE (Continued)

# 10.4 Frequency Output

The frequency output pin FOUT provides a divide-down version of the master timebase for board use. FOUT can output FOUT\_TIMEBASE divided by 1 through 16.

The duty cycle is equal to 50% when the divider setting is 1 or an even number. When the divider is set to an odd number (except 1), the duty cycle is less than 50%. The duty cycle is determined with the following equation duty cycle = N/D, where D = the divider setting and N = (D-1)/2. In other words, the output will be high for N time base clocks and low for N+1 timebase clocks.

# 10.5 Analog Trigger

The analog trigger circuit provides a method of triggering the analog input, analog output, or general-purpose counter/timer operation based on the significant instances of an analog waveform. Two voltage references, LOW and HI, are typically available for comparison. External to the DAQ-STC, a comparator tests the analog waveform and generates a digital value indicating whether the analog waveform is below the LOW value or above the HI value. The low-indication and high-indication signals from the comparator are connected directly to the ANALOG TRIG IN LO and ANALOG TRIG IN HI pins, respectively.

When the analog trigger circuit is enabled, the analog trigger signal takes over the PFIO slot in the PFI input selectors. In this case, the PFI0/AI\_START1 pin can no longer be an input, although it can still output the analog input START1 signal.

Many boards will also have the ability to source an analog trigger to external devices based on DAQ-STC timing. The output ANALOG\_TRIG\_DRIVE selects the I/O direction of the analog trigger signal. You have direct control over ANALOG\_TRIG\_DRIVE through a bit in the register map.

Figures 10-2 through 10-5 show all of the available modes and illustrations of corresponding trigger generation scenarios. LOW and HI values are represented with dashed lines, and the signal used for triggering is represented with a solid line.

In the low-window mode, the trigger indicates when the signal is less than the LOW value. The HI value is unused.




Figure 10-2. Low-Window Mode

In the high-window mode, the trigger indicates when the signal value is greater than the HI value. The LOW value is unused.




Figure 10-3. High-Window Mode

In the middle-window mode, the trigger indicates when the signal value is between the LOW value and the HI value.




Figure 10-4. Middle-Window Mode

In the high-hysteresis mode, the trigger indicates when the signal value is greater than the HI value, with the hysteresis specified by the LOW value.

Note To use analog triggering in any of the hysteresis modes, reset the hysteresis register during initialization using one of the analog trigger reset bits.




Figure 10-5. High-Hysteresis Mode

In the low-hysteresis mode, the trigger indicates when the signal value is less than the LOW value, with the hysteresis specified by the HI value.





Figure 10-6. Low-Hysteresis Mode

# 10.6 Test Mode

The DAQ-STC provides an in-circuit test mode to verify connectivity between the board traces and the package pins. Each of the input bidirectional pins is connected to an internal gate tree. The output of the tree appears on the pin TEST\_OUT.

The internal gate tree consists of multiple two-input AND gates connected to an OR structure. Figure 10-7 shows the structure of the internal gate tree.



**Figure 10-7.** Test Mode Internal Gate Tree

To check input pin connectivity using the in-circuit test mode, use the following procedure:

- 1. Bring TEST IN high. This setting tri-states all of the output pins except TEST OUT.
- 2. Bring the RESET pin and all of the pins listed in Table 10-2 low. TEST\_OUT will be high.
- 3. For each pin pair listed in Table 10-2, perform the following steps:
  - a. Bring both members of the pair high. TEST\_OUT will be low.
  - b. Toggle the first member of the pair low, then high. Observe the change on TEST OUT.
  - c. Toggle the second member of the pair low, then high. Observe the change on TEST\_OUT.
  - d. Bring both members of the pair low. TEST\_OUT will be high.

The RESET pin is a special case because it connects directly to the OR structure. To test the RESET pin follow these steps:

- 1. Bring TEST\_IN high. This setting tri-states all of the output pins except TEST\_OUT.
- 2. Bring the RESET pin and all of the pins listed in Table 10-2 low. TEST\_OUT will be high.
- 3. Toggle the RESET pin and observe the change on TEST\_OUT.

Pins are tested in pairs in the in-circuit test mode. Table 10-2 lists the pin pairs for in-circuit testing.

Table 10-2. Test Mode Input Pin Pairs

Pin Pairs		Pin Pairs	
INTEL/MOTO	CS	RTSI_TRIGGER4	RTSI_TRIGGER5
RD/WR	WR/DS	RTSI_TRIGGER6	GHOST
A1	A2	RTSI_BRD0	RTSI_BRD1
A3	A4	RTSI_BRD2	RTSI_BRD3
A5	A6	EOC	SOC
A7	RTSI_OSC	IRQ_IN0	IRQ_IN1
D0	D1	AIFFF	AIFEF
D2	D3	AIFHF	MUXFEF
D4	D5	AI_STOP_IN	ANALOG_TRIG_IN_LO
D6	D7	ANALOG_IN_TRIG_HI	AOFFF
D8	D9	AOFHF	AOFEF
D10	D11	CPUDACREQ	CHRDY_IN
D12	D13	DIO0/SDOUT	DIO1
D14	D15	DIO2	DIO3
PFI0/AI_START1	PFI1/AI_START2	DIO4/SDIN	DIO5
PFI2/CONV	PFI3/G_SRC1	DIO6	DIO7
PFI4/G_GATE1	PFI5/UPDATE	STATUS0	STATUS1
PFI6/AO_START	PFI7/AI_START	STATUS2	STATUS3

**Table 10-2.** Test Mode Input Pin Pairs (Continued)

Pin Pairs		Pin Pairs		
PFI8/G_SRC0	PFI9/G_GATE0	G_UP_DOWN0	G_UP_DOWN1	
RTSI_TRIGGER0	RTSI_TRIGGER1	RTSI_TRIGGER0	RTSI_TRIGGER1	
RTSI_TRIGGER2	RTSI_TRIGGER3	RTSI_TRIGGER2	RTSI_TRIGGER3	
RTSI_TRIGGER4	RTSI_TRIGGER5	_	_	

The G\_OUT0/RTSI\_OUT, OSC, and TEST\_IN pins are not included in the internal gate tree.

## 10.7 Pin Interface

The I/O signals related to the Miscellaneous Functions are listed in the following table. An asterisk following a pin name indicates that the default polarity for that pin is active low.

#### **Pin Type Notation:**

IU Input, pull up (50 k $\Omega$ )

O4TU Output, 4 mA sink, 2.5 mA source tri-state, pull up (50 k $\Omega$ )

IS Input, TTL Schmitt trigger

O9TU Output, 9 mA sink, 5 mA source tri-state, pull up (50 k $\Omega$ )

Output, 9 mA sink, 5 mA source

Table 10-3. Pin Interface

Pin Name Type		Description		
ANALOG_TRIG_DRIVE	O4TU	Analog Trigger Drive—This pin controls whether the board's trigger line should be output or input. This bit is driven directly from a control register on the DAQ-STC. Related bitfield: Analog_Trigger_Drive.		
ANALOG_TRIG_IN_HI	IU	Analog Input Trigger High Voltage Reference—This pin indicates that the analog trigger waveform has exceeded the HI voltage reference. Source: This input is typically fed from an analog comparator on the board.		
ANALOG_TRIG_IN_LO	IU	Analog Input Trigger Low Voltage Reference—This pin indicates that the analog trigger waveform has dropped below the LOW voltage reference. Source: This input is typically fed from an analog comparator on the board.		

Miscellaneous Functions

Pin Name	Type	Description
FOUT	O9TU	Frequency Output—This pin is the frequency divided output. Clock division rations from 1 to 16 are possible from FOUT_TIMEBASE. Related bitfields: FOUT_Enable, FOUT_Divider, FOUT_Timebase_Select.
OSC	IS	Oscillator Source—OSC is a TTL-compatible clock signal input that is the primary timing source for the DAQ-STC. Maximum frequency is 20 MHz. Related bitfield: RTSI_Clock_Mode.
OUTBRD_OSC	O9TU	Oscillator Source for Output to the Board—This signal is an output to the board and is either RTSI_OSC or OSC depending on whether the internal clock used is OSC or RTSI_OSC. A divide-by-two version of the selected signal can also be output. Related bitfields: Clock_To_Board, RTSI_Clock_Mode, Clock_To_Board_Divide_By_2.
TEST_IN*	IU5	Test Input—This pin invokes the test mode, which tri-states all the output signals except TEST_OUT. It is normally used only for in-circuit testing. During normal operation, the pin should be tied to VDD. Related bitfield: Software_Test.
TEST_OUT	O9	Text Output—This pin is used for in-circuit testing.

**Table 10-3.** Pin Interface (Continued)

# 10.8 Programming Information

This section presents programming information that is specific to the four miscellaneous functions described in this chapter. For general information about programming the DAQ-STC, see section 2.6, *Programming Information*.

### 10.8.1 Programming Clock Distribution

You must supply the DAQ-STC with an external frequency source if you want to use any of the functions that depend directly on an internal timebase. Three pins on the DAQ-STC are provided for I/O of this important signal; the pins are listed and described in section 10.3, *Clock Distribution*.

IN\_TIMEBASE can be selected from two sources—OSC or RTSI\_OSC. If the OSC pin is the IN\_TIMEBASE source, the RTSI\_OSC pin can be used as the IN-TIMEBASE signal output. The IN\_TIMEBASE signal, unmodified or divided down by 2, can be fed to the board by

using the OUTBRD\_OSC pin. Boards can use the output of the OUTBRD\_OSC pin if a clock synchronous to the one used by the DAQ-STC is needed.

Motivation for the three pins is master/slave operation of boards connected by a RTSI bus. To connect several boards in master/slave fashion, you should not have DAQ-STCs on different boards use different oscillator frequencies as clocks because the oscillators will not be synchronized. To accommodate the master/slave operation, program the DAQ-STCs on the slave boards to input their clock from the RTSI\_OSC pins. Program the DAQ-STC on the master board to use the OSC pin as the clock input and to output the clock on the RTSI\_OSC pin. If boards are to be used in master/slave mode, they should use the OUTBRD\_OSC pin as their local clock source.

When programming the RTSI\_OSC pins on several DAQ-STCs, you must program the slave DAQ-STCs *before* the master DAQ-STC.

If the DAQ-STC is supplied with an IN\_TIMEBASE signal, you can use an additional, slower, internal timebase, IN\_TIMEBASE2. This timebase is obtained by dividing the IN\_TIMEBASE frequency by 100 or 200.

If the slow internal timebase is disabled and you select slow internal timebase (IN\_TIMEBASE2) for any purpose, you will get a unchanging signal instead of a timebase. You cannot perform hardware-controlled serial digital I/O if the slow internal timebase is disabled.

Use the following function to select the various timebase options.



Warning

You must be very careful when programming bidirectional pins for output. If an external signal is driving a bidirectional pin and you configure the pin for output, you may cause physical damage to the DAQ-STC, the external circuitry, or both.

You must enable the slow internal timebase (IN\_TIMEBASE2) if you want to use it.

#### 10.8.2 Programming FOUT

The following function can be used to configure FOUT.

```
Function MSC_FOUT_Configure

{
     If (enable FOUT) then
     {
          FOUT_Timebase_Select = 0 (fast timebase) or 1 (slow timebase);
          FOUT_Divider = 0 (divide by 16) or 1 through 15 (divide by 1 through 15);
          FOUT_Enable = 1;
     }
}
```

### 10.8.3 Programming Analog Trigger

The following function enables or disables analog triggering and, if enabled, selects the analog trigger mode and the source of the analog trigger.

### 10.8.4 Bitfield Descriptions

Bits in the register bit maps are organized into bitfields. A bitfield can contain one or more bits. Only bits with contiguous locations within a register can belong to a bitfield. The high and low pairs of load and save registers for 24-bit counters are also treated as bitfields. This section describes the bitfields related to the miscellaneous functions. Not all bitfields referred to in section 10.8, *Programming Information*, are listed here. To locate a particular bitfield description within this manual, refer to Appendix B, *Register Information*.

#### Analog\_Trigger\_Drive

```
bit: 4 type: Write in: Analog_Trigger_Etc_Register address: 61
This bit controls the ANALOG_TRIG_DRIVE output signal:

0: Logic low.
1: Logic high.
```

#### Analog\_Trigger\_Enable

bit: 3 type: Write in: Analog\_Trigger\_Etc\_Register address: 61

This bit enables the analog trigger circuitry:

0: Disabled.

1: Enabled.

When the analog trigger circuit is enabled, the analog trigger signal takes over the PFI0 slot in the PFI selectors.

#### Analog\_Trigger\_Mode

bits: <0..2> type: Write in: Analog\_Trigger\_Etc\_Register address: 61

This bit selects the analog trigger mode of operation if the analog trigger circuitry is enabled:

- 0: Low window.
- 1: High window.
- 2: Middle window.
- 4: High hysteresis.
- 6: Low hysteresis.

Related bitfield: Analog\_Trigger\_Enable.

#### Clock\_To\_Board

bit: 8 type: Write in: Clock\_and\_FOUT\_Register address: 56

This bit enables the IN\_TIMEBASE to feedback or feedthrough to the board through the OUTBRD OSC pin:

0: Disabled.

1: Enabled.

#### Clock\_To\_Board\_Divide\_By\_2

bit: 9 type: Write in: Clock\_and\_FOUT\_Register address: 56

If the Clock\_To\_Board bit is set to 1, this bit selects whether IN\_TIMEBASE (as selected by the RTSI\_Clock\_Mode bitfield) will be divided by 2 when it is fed to the board through the OUTBRD OSC pin.

0: Do not divide by 2.

1: Divide by 2.

#### FOUT\_Divider

bits: <0..3> type: Write in: Clock\_and\_FOUT\_Register address: 56

This bit selects the divide ratio for the FOUT output signal:

0: Divide by 16. FOUT = FOUT TIMEBASE divided by 16.

1-15: Divide by 1-15. FOUT = FOUT TIMEBASE divided by 1-15.

Related bitfields: FOUT\_Timebase\_Select, FOUT\_Enable.

#### **FOUT Enable**

bit: 15 type: Write in: Clock\_and\_FOUT\_Register address: 56

Setting this bit to 1 enables and starts frequency output:

0: Disabled.1: Enabled.

To change the frequency divider value, first clear this bit, then change FOUT\_Divider, and set this bit again. If this bit is clear, FOUT is disabled and output is in the high impedance state.

#### FOUT\_Timebase\_Select

bit: 14 type: Write in: Clock\_and\_FOUT\_Register address: 56

This bit selects the timebase used for FOUT, that is FOUT TIMEBASE:

- 0: FOUT\_TIMEBASE = IN\_TIMEBASE if Slow\_Internal\_Time\_Divide\_By\_2 is 0. FOUT\_TIMEBASE = IN\_TIMEBASE/2 if Slow\_Internal\_Time\_Divide\_By\_2 is 1.
- 1: FOUT\_TIMEBASE = IN\_TIMEBASE2.

Related bitfield: Slow\_Internal\_Time\_Divide\_By\_2.

#### Misc\_Counter\_TCs\_Output\_Enable

bit: 6 type: Write in: Analog\_Trigger\_Etc\_Register address: 61

This bit enables the DIV\_TC, SC\_TC, SI\_TC, UC\_TC, and BC\_TC output signals:

0: Disabled.

1: Enabled.

#### Reserved\_One

bit: 2 type: Write in: AI\_Mode\_1\_Register address: 12

This bit is reserved and always has to be set to 1.

#### Slow\_Internal\_Time\_Divide\_By\_2

bit: 12 type: Write in: Clock\_and\_FOUT\_Register address: 56

This bit determines whether to divide the IN\_TIMEBASE2 clock (obtained by dividing the IN\_TIMEBASE clock by 100) by 2:

0: No.

1: Yes.

#### Slow\_Internal\_Timebase

bit: 11 type: Write in: Clock\_and\_FOUT\_Register address: 56

This bit enables the slow internal clock (IN\_TIMEBASE2) and the clocks used for serial digital output for communication with SCXI (SERIAL\_TIMEBASE):

0: Disabled.1: Enabled.



# **Specifications**

This appendix lists the specifications for the DAQ-STC. These specifications are typical at 25° Celsius unless otherwise noted.

### **Analog Input**

Max sampling rate...... 10 MS/s (single channel)

Max timebase frequency ...... 20 MHz

Min timing resolution......50 ns

#### **Analog Output**

Number of channels ...... Up to 16

Max update rate...... 4 MS/s (single channel)

Max timebase frequency ...... 20 MHz

Min timing resolution...... 50 ns

### **General-Purpose Counter/Timers**

Number.....2

Min source pulse duration...... 6 ns

Min gate pulse duration...... 6 ns

#### Digital I/O

Number of channels ...... 8 I/O

Compatibility ...... TTL in, CMOS out

#### **Frequency Output**

Divide ratio ......1 to 16

### **Absolute Maximum Ratings**

Power supply voltage (VDD) .....-0.5 to +6.5 V

Input/output voltage (VI/Vo) .....-0.5 to  $V_{DD} + 0.5 \ V$ 

Latch-up current ......>1 A typ

#### Output current

Pin Type	Value
O4TU	10 mA
B9TU, O9TU, O9	20 mA
B18TU, OD18U	40 mA

Operating temperature ......40 to +85° C

Storage temperature ......-65 to  $+150^{\circ}$  C

#### Pin Capacitance

I/O capacitance ......10 pF typ, 25 pF max

# **Recommended Operating Conditions**

Power supply voltage (VDD)......5 V ±5%

Ambient temperature (Ta)......0° C min, 70° C max

Low-level input voltage......0 V min, 0.8 V max

High-level input voltage ......2.2 V min, VDD V max

Input rise or fall time ......0 ns min, 200 ns max

Input rise or fall time,

Schmitt (Buffer Is)......0 ns min, 10 ms max

#### **DC Characteristics**

Quiescent current

Input leakage current (IL)

Pin Type	Min	Тур	Max	Units
IS (V <sub>I</sub> = V <sub>DD</sub> or GND)		10-5	10	μΑ
B18TU, B9TU, OD18U, O9TU, O4TU, IU	-40	-100	-270	μΑ
$(V_I = GND)$				
IU5 (VI = GND)	-0.35	-1.0	-2.2	mA
ID (V <sub>I</sub> = V <sub>DD</sub> )	45	120	300	μΑ

Off-state output leakage current

Input clamp voltage

(IL = 18 mA).... -1.2 V min

Output short-circuit current

#### Note The rating is for only one output operating in this mode for less than 1 s.

Low-level output current (IoL) (Vol = 0.4 V)

Pin Type	Value
O4TU	4.5 mA min
B9TU, O9TU, O9	9.0 mA min
B18TU, OD18U	24.0 mA min

Note  $VDD = 5 V \pm 10\%$ , TA = -40 to +85 C.

High-level output current (Іон)  $(V_{OH} = V_{DD} - 0.4 V)$ 

Pin Type	Value
O4TU	-2.5 mA min
B9TU, O9TU, O9	-5.0 mA min
B18TU	-13.0 mA min

Note 
$$V_{DD} = 5 V \pm 10\%$$
,  $T_A = -40 \text{ to } +85 \text{ C}$ .

Low-level output voltage 
$$(V_{OL})$$
  
 $(I_{OL} = 0 \text{ mA})$ ......0.1 V max

High-level output voltage (
$$V_{OH}$$
) (IoH = 0 mA)......VDD - 0.1 V min

Note 
$$V_{DD} = 5 V \pm 10\%$$
,  $T_A = -40 \text{ to } +85 \text{ C}$ .



# **Register Information**

This appendix contains information about the DAQ-STC registers and bitfields.

Note

The addresses supplied in the following tables are in terms of 16-bit words. Your DAQ board may access the STC in terms of bytes. For example, AI\_Command\_2\_Register is address 4 in terms of 16-bit words but is address 8 in terms of 8-bit words. Refer to your appropriate RLPM for specific address information.

Table B-1. DAQ-STC Registers

Register Name	Type	Address	Hex Address
AI_Command_1_Register	Write	8	0x08
AI_Command_2_Register	Write	4	0x04
AI_DIV_Load_A_Register	Write	64	0x40
AI_DIV_Save_Register	Read	26	0x1A
AI_Mode_1_Register	Write	12	0x0C
AI_Mode_2_Register	Write	13	0x0D
AI_Mode_3_Register	Write	87	0x57
AI_Output_Control_Register	Write	60	0x3C
AI_Personal_Register	Write	77	0x4D
AI_SC_Load_A_Registers	Write	18–19	0x12-0x13
AI_SC_Load_B_Registers	Write	20–21	0x14-0x15
AI_SC_Save_Registers	Read	66–67	0x42-43
AI_SI_Load_A_Registers	Write	14–15	0x0E-0x0F
AI_SI_Load_B_Registers	Write	16–17	0x10-0x11
AI_SI_Save_Registers	Read	64–65	0x40-0x41
AI_SI2_Load_A_Register	Write	23	0x17

 Table B-1.
 DAQ-STC Registers (Continued)

Register Name	Type	Address	Hex Address
AI_SI2_Load_B_Register	Write	25	0x19
AI_SI2_Save_Register	Read	25	0x19
AI_START_STOP_Select_Register	Write	62	0x3E
AI_Status_1_Register	Read	2	0x02
AI_Status_2_Register	Read	5	0x05
AI_Trigger_Select_Register	Write	63	0x3F
Analog_Trigger_Etc_Register	Write	61	0x3D
AO_BC_Load_A_Registers	Write	44–45	0x2C-0x2D
AO_BC_Load_B_Registers	Write	46–47	0x2E-0x2F
AO_BC_Save_Registers	Read	18–19	0x12-0x13
AO_Command_1_Register	Write	9	0x09
AO_Command_2_Register	Write	5	0x05
AO_Mode_1_Register	Write	38	0x26
AO_Mode_2_Register	Write	39	0x27
AO_Mode_3_Register	Write	70	0x46
AO_Output_Control_Register	Write	86	0x56
AO_Personal_Register	Write	78	0x4E
AO_START_Select_Register	Write	66	0x42
AO_Status_1_Register	Read	3	0x03
AO_Status_2_Register	Read	6	0x06
AO_Trigger_Select_Register	Write	67	0x43
AO_UC_Load_A_Registers	Write	48–49	0x30-0x31
AO_UC_Load_B_Registers	Write	50–51	0x32-0x33
AO_UC_Save_Registers	Read	20–21	0x14-0x15
AO_UI_Load_A_Registers	Write	40–41	0x28-0x29
AO_UI_Load_B_Registers	Write	42–43	0x2A-0x2B

Table B-1. DAQ-STC Registers (Continued)

Register Name	Type	Address	Hex Address
AO_UI_Save_Registers	Read	16–17	0x10-0x11
AO_UI2_Load_A_Register	Write	53	0x35
AO_UI2_Load_B_Register	Write	55	0x37
AO_UI2_Save_Register	Read	23	0x17
Clock_and_FOUT_Register	Write	56	0x38
DIO_Control_Register	Write	11	0x0B
DIO_Output_Register	Write	10	0x0A
DIO_Parallel_Input_Register	Read	7	0x07
DIO_Serial_Input_Register	Read	28	0x1C
G0_Autoincrement_Register	Write	68	0x44
G0_Command_Register	Write	6	0x06
G0_HW_Save_Registers	Read	8–9	0x08-0x09
G0_Input_Select_Register	Write	36	0x24
G0_Load_A_Registers	Write	28–29	0x1C-0x1D
G0_Load_B_Registers	Write	30–31	0x1E-0x1F
G0_Mode_Register	Write	26	0x1A
G0_Save_Registers	Read	12–13	0x0C-0x0D
G1_Autoincrement_Register	Write	69	0x45
G1_Command_Register	Write	7	0x07
G1_HW_Save_Registers	Read	10–11	0x0A-0x0B
G1_Input_Select_Register	Write	37	0x25
G1_Load_A_Registers	Write	32–33	0x20-0x21
G1_Load_B_Registers	Write	34–35	0x22-0x23
G1_Mode_Register	Write	27	0x1B
G1_Save_Registers	Read	14–15	0x0E-0x0F
Generic_Control_Register	Write	71	0x47

 Table B-1.
 DAQ-STC Registers (Continued)

Register Name	Туре	Address	Hex Address
G_Status_Register	Read	4	0x04
Interrupt_A_Ack_Register	Write	2	0x02
Interrupt_A_Enable_Register	Write	73	0x49
Interrupt_B_Ack_Register	Write	3	0x03
Interrupt_B_Enable_Register	Write	75	0x4B
Interrupt_Control_Register	Write	59	0x3B
IO_Bidirection_Pin_Register	Write	57	0x39
Joint_Reset_Register	Write	72	0x48
Joint_Status_1_Register	Read	27	0x1B
Joint_Status_2_Register	Read	29	0x1D
RTSI_Board_Register	Write	81	0x51
RTSI_Trig_A_Output_Register	Write	79	0x4F
RTSI_Trig_B_Output_Register	Write	80	0x50
RTSI_Trig_Direction_Register	Write	58	0x3A
Second_Irq_A_Enable_Register	Write	74	0x4A
Second_Irq_B_Enable_Register	Write	76	0x4C
Window_Address_Register	Write	0	0x00
Window_Data_Read_Register	Read	1	0x01
Window_Data_Write_Register	Write	1	0x01
Write_Strobe_0_Register	Write	82	0x52
Write_Strobe_1_Register	Write	83	0x53
Write_Strobe_2_Register	Write	84	0x54
Write_Strobe_3_Register	Write	85	0x55

Table B-2. Registers in Order of Address\*

Address	Register Name
0	Window_Address_Register
1	Window_Data_Write_Register
2	Interrupt_A_Ack_Register
3	Interrupt_B_Ack_Register
4	AI_Command_2_Register
5	AO_Command_2_Register
6	G0_Command_Register
7	G1_Command_Register
8	AI_Command_1_Register
9	AO_Command_1_Register
10	DIO_Output_Register
11	DIO_Control_Register
12	AI_Mode_1_Register
13	AI_Mode_2_Register
14–15	AI_SI_Load_A_Registers
16–17	AI_SI_Load_B_Registers
18–19	AI_SC_Load_A_Registers
20–21	AI_SC_Load_B_Registers
23	AI_SI2_Load_A_Register
25	AI_SI2_Load_B_Register
26	G0_Mode_Register
27	G1_Mode_Register
28–29	G0_Load_A_Registers
30–31	G0_Load_B_Registers
32–33	G1_Load_A_Registers
34–35	G1_Load_B_Registers

Table B-2. Registers in Order of Address\* (Continued)

Address	Register Name
36	G0_Input_Select_Register
37	G1_Input_Select_Register
38	AO_Mode_1_Register
39	AO_Mode_2_Register
40–41	AO_UI_Load_A_Registers
42–43	AO_UI_Load_B_Registers
44–45	AO_BC_Load_A_Registers
46–47	AO_BC_Load_B_Registers
48–49	AO_UC_Load_A_Registers
50–51	AO_UC_Load_B_Registers
53	AO_UI2_Load_A_Register
55	AO_UI2_Load_B_Register
56	Clock_and_FOUT_Register
57	IO_Bidirection_Pin_Register
58	RTSI_Trig_Direction_Register
59	Interrupt_Control_Register
60	AI_Output_Control_Register
61	Analog_Trigger_Etc_Register
62	AI_START_STOP_Select_Register
63	AI_Trigger_Select_Register
64	AI_DIV_Load_A_Register
66	AO_START_Select_Register
67	AO_Trigger_Select_Register
68	G0_Autoincrement_Register
69	G1_Autoincrement_Register
70	AO_Mode_3_Register

Table B-2. Registers in Order of Address\* (Continued)

Address	Register Name
71	Generic_Control_Register
72	Joint_Reset_Register
73	Interrupt_A_Enable_Register
74	Second_Irq_A_Enable_Register
75	Interrupt_B_Enable_Register
76	Second_Irq_B_Enable_Register
77	AI_Personal_Register
78	AO_Personal_Register
79	RTSI_Trig_A_Output_Register
80	RTSI_Trig_B_Output_Register
81	RTSI_Board_Register
82	Write_Strobe_0_Register
83	Write_Strobe_1_Register
84	Write_Strobe_2_Register
85	Write_Strobe_3_Register
86	AO_Output_Control_Register
87	AI_Mode_3_Register
1	Window_Data_Read_Register
2	AI_Status_1_Register
3	AO_Status_1_Register
4	G_Status_Register
5	AI_Status_2_Register
6	AO_Status_2_Register
7	DIO_Parallel_Input_Register
8–9	G0_HW_Save_Registers
10–11	G1_HW_Save_Registers

**Table B-2.** Registers in Order of Address\* (Continued)

Address	Register Name	
12–13	G0_Save_Registers	
14–15	G1_Save_Registers	
16–17	AO_UI_Save_Registers	
18–19	AO_BC_Save_Registers	
20–21	AO_UC_Save_Registers	
23	AO_UI2_Save_Register	
25	AI_SI2_Save_Register	
26	AI_DIV_Save_Register	
27	Joint_Status_1_Register	
28	DIO_Serial_Input_Register	
29	Joint_Status_2_Register	
64–65	AI_SI_Save_Registers	
66–67	AI_SC_Save_Registers	
* Write registers are presented in their entirety, followed by read registers.		

#### **Bitfields**

Bits in the register bit maps are organized into bitfields. A bitfield can contain one or more bits. Only bits with contiguous locations within a register can belong to a bitfield. The high and low pairs of load and save registers for 24-bit counters are also treated as bitfields. To locate a particular bitfield description within the document, refer to the *Bitfield Descriptions* section of the chapter indicated in Table B-3.

Table B-3. Bitfield Description Guide

Bitfield Prefix	Location in Manual
Analog_Trigger	Chapter 10
BD	Chapter 5
Clock	Chapter 10
Control	Chapter 7
DIO	Chapter 7
AI	Chapter 2
AO	Chapter 3
FOUT	Chapter 10
Gi	Chapter 4
G_Source	Chapter 4
Generic_Status	Chapter 7
Interrupt	Chapter 8
Misc_Counter	Chapter 10
Pass_Thru	Chapter 8
RTSI	Chapter 6
Reserved	Chapter 10
Slow	Chapter 10
Software	Chapter 9
Window	Chapter 9
Write_Strobe	Chapter 9

# **Register Maps**

#### $AI\_Command\_1\_Register$

Add	lress: 8	Гуре: Write-only
15	Reserved	
14	AI_Analog_Trigger_	Reset
13	AI_Disarm	
12	AI_SI2_Arm	
11	AI_SI2_Load	
10	AI_SI_Arm	
9	AI_SI_Load	
8	AI_DIV_Arm	
7	AI_DIV_Load	
6	AI_SC_Arm	
5	AI_SC_Load	
4	AI_SCAN_IN_PROC	G_Pulse
3	AI_EXTMUX_CLK_	_Pulse
2	AI_LOCALMUX_CI	LK_Pulse
1	AI_SC_TC_Pulse	
0	AI_CONVERT_Pulse	e

#### $AI\_Command\_2\_Register$

	8
Add	Iress: 4 Type: Write-only
15	AI_End_On_SC_TC
14	AI_End_On_End_Of_Scan
13	Reserved
12	Reserved
11	AI_START1_Disable
10	AI_SC_Save_Trace
9	AI_SI_Switch_Load_On_SC_TC
8	AI_SI_Switch_Load_On_STOP
7	AI_SI_Switch_Load_On_TC
6	Reserved
5	Reserved
4	AI_SC_Switch_Load_On_TC
3	AI_STOP_Pulse
2	AI_START_Pulse
1	AI_START2_Pulse
0	AI_START1_Pulse

#### AI\_DIV\_Load\_A\_Register

Address: 64		Type: Write-only
15	AI_DIV_Load_A	
14	AI_DIV_Load_A	
13	AI_DIV_Load_A	
12	AI_DIV_Load_A	
11	AI_DIV_Load_A	
10	AI_DIV_Load_A	
9	AI_DIV_Load_A	
8	AI_DIV_Load_A	
7	AI_DIV_Load_A	
6	AI_DIV_Load_A	
5	AI_DIV_Load_A	
4	AI_DIV_Load_A	
3	AI_DIV_Load_A	
2	AI_DIV_Load_A	
1	AI_DIV_Load_A	
0	AI_DIV_Load_A	

#### AI\_DIV\_Save\_Register

Add	lress: 26	Type: Read-only
15	AI_DIV_Save_Value	e
14	AI_DIV_Save_Value	e
13	AI_DIV_Save_Value	e
12	AI_DIV_Save_Value	e
11	AI_DIV_Save_Value	e
10	AI_DIV_Save_Value	e
9	AI_DIV_Save_Value	e
8	AI_DIV_Save_Value	e
7	AI_DIV_Save_Value	e
6	AI_DIV_Save_Value	e
5	AI_DIV_Save_Value	e
4	AI_DIV_Save_Value	e
3	AI_DIV_Save_Value	e
2	AI_DIV_Save_Value	e
1	AI_DIV_Save_Value	e
0	AI_DIV_Save_Value	e

#### AI\_Mode\_1\_Register

Add	ress: 12 Type: Write-only
15	AI_CONVERT_Source_Select
14	AI_CONVERT_Source_Select
13	AI_CONVERT_Source_Select
12	AI_CONVERT_Source_Select
11	AI_CONVERT_Source_Select
10	AI_SI_Source_Select
9	AI_SI_Source_Select
8	AI_SI_Source_Select
7	AI_SI_Source_Select
6	AI_SI_Source_Select
5	AI_CONVERT_Source_Polarity
4	AI_SI_Source_Polarity
3	AI_Start_Stop
2	Reserved_One
1	AI_Continuous
0	AI_Trigger_Once

#### AI\_Mode\_2\_Register

A1_Widue_2_Register			
Add	lress: 13 Type: Write-only		
15	AI_SC_Gate_Enable		
14	AI_Start_Stop_Gate_Enable		
13	AI_Pre_Trigger		
12	AI_External_MUX_Present		
11	Reserved		
10	Reserved		
9	AI_SI2_Initial_Load_Source		
8	AI_SI2_Reload_Mode		
7	AI_SI_Initial_Load_Source		
6	AI_SI_Reload_Mode		
5	AI_SI_Reload_Mode		
4	AI_SI_Reload_Mode		
3	AI_SI_Write_Switch		
2	AI_SC_Initial_Load_Source		
1	AI_SC_Reload_Mode		
0	AI_SC_Write_Switch		

#### AI\_Mode\_3\_Register

Add	lress: 87	Type: Write-only
15	AI_Trigger_Length	
14	AI_Delay_START	
13	AI_Software_Gate	
12	AI_SI_Special_Trig	ger_Delay
11	AI_SI2_Source_Sele	ect
10	AI_Delayed_STAR7	Γ2
9	AI_Delayed_STAR7	Γ1
8	AI_External_Gate_N	Mode
7	AI_FIFO_Mode	
6	AI_FIFO_Mode	
5	AI_External_Gate_I	Polarity
4	AI_External_Gate_S	Select
3	AI_External_Gate_S	Select
2	AI_External_Gate_S	Select
1	AI_External_Gate_S	Select
0	AI_External_Gate_S	Select

#### AI\_Output\_Control\_Register

Al_Output_Control_Register			
Add	dress: 60 Typ	e: Write-only	
15	Reserved		
14	Reserved		
13	Reserved		
12	Reserved		
11	Reserved		
10	AI_START_Output_Sel	ect	
9	AI_SCAN_IN_PROG_0	Output_Select	
8	AI_SCAN_IN_PROG_0	Output_Select	
7	AI_EXTMUX_CLK_O	utput_Select	
6	AI_EXTMUX_CLK_O	utput_Select	
5	AI_LOCALMUX_CLK_	Output_Select	
4	AI_LOCALMUX_CLK_	Output_Select	
3	AI_SC_TC_Output_Sel	ect	
2	AI_SC_TC_Output_Sel	ect	
1	AI_CONVERT_Output	_Select	
0	AI_CONVERT_Output_	_Select	

#### AI\_Personal\_Register

Add	dress: 77 Type: Write-only
15	AI_SHIFTIN_Pulse_Width
14	AI_EOC_Polarity
13	AI_SOC_Polarity
12	AI_SHIFTIN_Polarity
11	AI_CONVERT_Pulse_Timebase
10	AI_CONVERT_Pulse_Width
9	AI_CONVERT_Original_Pulse
8	AI_FIFO_Flags_Polarity
7	AI_Overrun_Mode
6	AI_EXTMUX_CLK_Pulse_Width
5	AI_LOCALMUX_CLK_Pulse_Width
4	AI_AIFREQ_Polarity
3	Reserved
2	Reserved
1	Reserved
0	Reserved

#### AI\_SC\_Load\_A\_Registers

Add	lress: 18	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AI_SC_Load_A	
6	AI_SC_Load_A	
5	AI_SC_Load_A	
4	AI_SC_Load_A	
3	AI_SC_Load_A	
2	AI_SC_Load_A	
1	AI_SC_Load_A	
0	AI_SC_Load_A	

#### $AI\_SC\_Load\_A\_Registers$

Address: 19		Type: Write-only
15	AI_SC_Load_A	
14	AI_SC_Load_A	
13	AI_SC_Load_A	
12	AI_SC_Load_A	
11	AI_SC_Load_A	
10	AI_SC_Load_A	
9	AI_SC_Load_A	
8	AI_SC_Load_A	
7	AI_SC_Load_A	
6	AI_SC_Load_A	
5	AI_SC_Load_A	
4	AI_SC_Load_A	
3	AI_SC_Load_A	
2	AI_SC_Load_A	
1	AI_SC_Load_A	
0	AI_SC_Load_A	

#### AI\_SC\_Load\_B\_Registers

Add	lress: 20	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AI_SC_Load_B	
6	AI_SC_Load_B	
5	AI_SC_Load_B	
4	AI_SC_Load_B	
3	AI_SC_Load_B	
2	AI_SC_Load_B	
1	AI_SC_Load_B	
0	AI_SC_Load_B	

#### AI\_SC\_Load\_B\_Registers

Add	lress: 21	Type: Write-only
15	AI_SC_Load_B	
14	AI_SC_Load_B	
13	AI_SC_Load_B	
12	AI_SC_Load_B	
11	AI_SC_Load_B	
10	AI_SC_Load_B	
9	AI_SC_Load_B	
8	AI_SC_Load_B	
7	AI_SC_Load_B	
6	AI_SC_Load_B	
5	AI_SC_Load_B	
4	AI_SC_Load_B	
3	AI_SC_Load_B	
2	AI_SC_Load_B	
1	AI_SC_Load_B	
0	AI_SC_Load_B	

AI_SC_Save_Registers		
Address: 66 Type: Read-only		
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AI_SC_Save_Value	
6	AI_SC_Save_Value	
5	AI_SC_Save_Value	
4	AI_SC_Save_Value	
3	AI_SC_Save_Value	
2	AI_SC_Save_Value	
1	AI_SC_Save_Value	
0	AI_SC_Save_Value	

#### AI\_SC\_Save\_Registers

Address: 67		Type: Read-only
15	AI_SC_Save_Value	
14	AI_SC_Save_Value	
13	AI_SC_Save_Value	
12	AI_SC_Save_Value	
11	AI_SC_Save_Value	
10	AI_SC_Save_Value	
9	AI_SC_Save_Value	
8	AI_SC_Save_Value	
7	AI_SC_Save_Value	
6	AI_SC_Save_Value	
5	AI_SC_Save_Value	
4	AI_SC_Save_Value	
3	AI_SC_Save_Value	
2	AI_SC_Save_Value	
1	AI_SC_Save_Value	
0	AI_SC_Save_Value	

#### AI\_SI\_Load\_Registers

Add	lress: 14	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AI_SI_Load_A	
6	AI_SI_Load_A	
5	AI_SI_Load_A	
4	AI_SI_Load_A	
3	AI_SI_Load_A	
2	AI_SI_Load_A	
1	AI_SI_Load_A	
0	AI_SI_Load_A	

#### AI\_SI\_Load\_A\_Registers

Address: 15		Type: Write-only
15	AI_SI_Load_A	
14	AI_SI_Load_A	
13	AI_SI_Load_A	
12	AI_SI_Load_A	
11	AI_SI_Load_A	
10	AI_SI_Load_A	
9	AI_SI_Load_A	
8	AI_SI_Load_A	
7	AI_SI_Load_A	
6	AI_SI_Load_A	
5	AI_SI_Load_A	
4	AI_SI_Load_A	
3	AI_SI_Load_A	
2	AI_SI_Load_A	
1	AI_SI_Load_A	
0	AI_SI_Load_A	

#### AI\_SI\_Load\_B\_Registers

Add	dress: 16 Ty	pe: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AI_SI_Load_B	
6	AI_SI_Load_B	
5	AI_SI_Load_B	
4	AI_SI_Load_B	
3	AI_SI_Load_B	
2	AI_SI_Load_B	
1	AI_SI_Load_B	
0	AI_SI_Load_B	

#### AI\_SI\_Load\_B\_Registers

Address: 17		Type: Write-only
15	AI_SI_Load_B	
14	AI_SI_Load_B	
13	AI_SI_Load_B	
12	AI_SI_Load_B	
11	AI_SI_Load_B	
10	AI_SI_Load_B	
9	AI_SI_Load_B	
8	AI_SI_Load_B	
7	AI_SI_Load_B	
6	AI_SI_Load_B	
5	AI_SI_Load_B	
4	AI_SI_Load_B	
3	AI_SI_Load_B	
2	AI_SI_Load_B	
1	AI_SI_Load_B	
0	AI_SI_Load_B	

#### AI\_SI\_Save\_Registers

Address: 64		Type: Read-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AI_SI_Save_Value	
6	AI_SI_Save_Value	
5	AI_SI_Save_Value	
4	AI_SI_Save_Value	
3	AI_SI_Save_Value	
2	AI_SI_Save_Value	
1	AI_SI_Save_Value	
0	AI_SI_Save_Value	

#### AI\_SI\_Save\_Registers

Address: 65		Type: Read-only
15	AI_SI_Save_Value	
14	AI_SI_Save_Value	
13	AI_SI_Save_Value	
12	AI_SI_Save_Value	
11	AI_SI_Save_Value	
10	AI_SI_Save_Value	
9	AI_SI_Save_Value	
8	AI_SI_Save_Value	
7	AI_SI_Save_Value	
6	AI_SI_Save_Value	
5	AI_SI_Save_Value	
4	AI_SI_Save_Value	
3	AI_SI_Save_Value	
2	AI_SI_Save_Value	
1	AI_SI_Save_Value	
0	AI_SI_Save_Value	

	AI_SI2_Load_A_1	Register
Add	dress: 23	Type: Write-only
15	AI_SI2_Load_A	
14	AI_SI2_Load_A	
13	AI_SI2_Load_A	
12	AI_SI2_Load_A	
11	AI_SI2_Load_A	
10	AI_SI2_Load_A	
9	AI_SI2_Load_A	
8	AI_SI2_Load_A	
7	AI_SI2_Load_A	
6	AI_SI2_Load_A	
5	AI_SI2_Load_A	
4	AI_SI2_Load_A	
3	AI_SI2_Load_A	
2	AI_SI2_Load_A	
1	AI_SI2_Load_A	
0	AI_SI2_Load_A	

#### AI\_SI2\_Load\_B\_Register

Add	lress: 25	Type: Write-only
15	AI_SI2_Load_B	
14	AI_SI2_Load_B	
13	AI_SI2_Load_B	
12	AI_SI2_Load_B	
11	AI_SI2_Load_B	
10	AI_SI2_Load_B	
9	AI_SI2_Load_B	
8	AI_SI2_Load_B	
7	AI_SI2_Load_B	
6	AI_SI2_Load_B	
5	AI_SI2_Load_B	
4	AI_SI2_Load_B	
3	AI_SI2_Load_B	
2	AI_SI2_Load_B	
1	AI_SI2_Load_B	
0	AI_SI2_Load_B	

#### AI\_SI2\_Save\_Register

		U
Add	lress: 25	Type: Read-only
15	AI_SI2_Save_Value	
14	AI_SI2_Save_Value	
13	AI_SI2_Save_Value	
12	AI_SI2_Save_Value	
11	AI_SI2_Save_Value	
10	AI_SI2_Save_Value	
9	AI_SI2_Save_Value	
8	AI_SI2_Save_Value	
7	AI_SI2_Save_Value	
6	AI_SI2_Save_Value	
5	AI_SI2_Save_Value	
4	AI_SI2_Save_Value	
3	AI_SI2_Save_Value	
2	AI_SI2_Save_Value	
1	AI_SI2_Save_Value	
0	AI SI2 Save Value	

#### AI\_START\_STOP\_Select\_Register

		- 0
Add	lress: 62	Type: Write-only
15	AI_START_Polarity	1
14	AI_STOP_Polarity	
13	AI_STOP_Sync	
12	AI_STOP_Edge	
11	AI_STOP_Select	
10	AI_STOP_Select	
9	AI_STOP_Select	
8	AI_STOP_Select	
7	AI_STOP_Select	
6	AI_START_Sync	
5	AI_START_Edge	
4	AI_START_Select	
3	AI_START_Select	
2	AI_START_Select	
1	AI_START_Select	
0	AI_START_Select	

#### AI\_Status\_1\_Register

111_5tatus_1_1teg15te1		
Add	lress: 2	Type: Read-only
15	Interrupt_A_St	
14	AI_FIFO_Full_St	
13	AI_FIFO_Half_Full	_St
12	AI_FIFO_Empty_S	t
11	AI_Overrun_St	
10	AI_Overflow_St	
9	AI_SC_TC_Error_S	St
8	AI_START2_St	
7	AI_START1_St	
6	AI_SC_TC_St	
5	AI_START_St	
4	AI_STOP_St	
3	G0_TC_St	
2	G0_Gate_Interrupt_	St
1	AI_FIFO_Request_	St
0	Pass_Thru_0_Interr	upt_St

AI\_Trigger\_Select\_Register

#### AI\_Status\_2\_Register

Add	Iress: 5 Type: Read-only
15	Reserved_2000_St
14	AI_DIV_Armed_St
13	AI_DIV_Q_St
12	AI_SI2_Next_Load_Source_St
11	AI_SI2_Armed_St
10	AI_SI_Q_St
9	AI_SI_Q_St
8	AI_SI_Count_Enable_St
7	Reserved
6	AI_SI_Next_Load_Source_St
5	AI_SI_Armed_St
4	AI_SC_Q_St
3	AI_SC_Q_St
2	AI_SC_Save_St
1	AI_SC_Next_Load_Source_St
0	AI_SC_Armed_St

Add	lress: 63 Type: Write-only
15	AI_START1_Polarity
14	AI_START2_Polarity
13	AI_START2_Sync
12	AI_START2_Edge
11	AI_START2_Select
10	AI_START2_Select
9	AI_START2_Select
8	AI_START2_Select
7	AI_START2_Select
6	AI_START1_Sync
5	AI_START1_Edge
4	AI_START1_Select
3	AI_START1_Select
2	AI_START1_Select
1	AI_START1_Select
0	AI_START1_Select

#### Analog\_Trigger\_Etc\_Register

Add	ress: 61 Type: Write-only
15	GPFO_1_Output_Enable
14	GPFO_0_Output_Enable
13	GPFO_0_Output_Select
12	GPFO_0_Output_Select
11	GPFO_0_Output_Select
10	Reserved
9	Reserved
8	Reserved
7	GPFO_1_Output_Select
6	Misc_Counter_TCs_Output_Enable
5	Software_Test
4	Analog_Trigger_Drive
3	Analog_Trigger_Enable
2	Analog_Trigger_Mode
1	Analog_Trigger_Mode
0	Analog_Trigger_Mode

#### AO BC Load A Registers

AU_BC_Load_A_Registers		
Add	lress: 44	Гуре: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AO_BC_Load_A	
6	AO_BC_Load_A	
5	AO_BC_Load_A	
4	AO_BC_Load_A	
3	AO_BC_Load_A	
2	AO_BC_Load_A	
1	AO_BC_Load_A	
0	AO_BC_Load_A	

#### AO\_BC\_Load\_A\_Registers

Address: 45		Type: Write-only
15	AO_BC_Load_A	
14	AO_BC_Load_A	
13	AO_BC_Load_A	
12	AO_BC_Load_A	
11	AO_BC_Load_A	
10	AO_BC_Load_A	
9	AO_BC_Load_A	
8	AO_BC_Load_A	
7	AO_BC_Load_A	
6	AO_BC_Load_A	
5	AO_BC_Load_A	
4	AO_BC_Load_A	
3	AO_BC_Load_A	
2	AO_BC_Load_A	
1	AO_BC_Load_A	
0	AO_BC_Load_A	

#### AO\_BC\_Load\_B\_Registers

AO_DC_Loau_D_Registers		
Add	lress: 46	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AO_BC_Load_B	
6	AO_BC_Load_B	
5	AO_BC_Load_B	
4	AO_BC_Load_B	
3	AO_BC_Load_B	
2	AO_BC_Load_B	
1	AO_BC_Load_B	
0	AO_BC_Load_B	

#### AO\_BC\_Load\_B\_Registers

Address: 47		Type: Write-only
15	AO_BC_Load_B	
14	AO_BC_Load_B	
13	AO_BC_Load_B	
12	AO_BC_Load_B	
11	AO_BC_Load_B	
10	AO_BC_Load_B	
9	AO_BC_Load_B	
8	AO_BC_Load_B	
7	AO_BC_Load_B	
6	AO_BC_Load_B	
5	AO_BC_Load_B	
4	AO_BC_Load_B	
3	AO_BC_Load_B	
2	AO_BC_Load_B	
1	AO_BC_Load_B	
0	AO_BC_Load_B	

#### AO\_BC\_Save\_Registers

Add	Iress: 18 Type: Read-only
15	Reserved
14	Reserved
13	Reserved
12	Reserved
11	Reserved
10	Reserved
9	Reserved
8	Reserved
7	AO_BC_Save_Value
6	AO_BC_Save_Value
5	AO_BC_Save_Value
4	AO_BC_Save_Value
3	AO_BC_Save_Value
2	AO_BC_Save_Value
1	AO_BC_Save_Value
0	AO_BC_Save_Value

	~
Address: 19	Type: Read-only

Auc	iress: 19	Type: Read-only
15	AO_BC_Save_Value	
14	AO_BC_Save_Value	
13	AO_BC_Save_Value	
12	AO_BC_Save_Value	
11	AO_BC_Save_Value	
10	AO_BC_Save_Value	
9	AO_BC_Save_Value	
8	AO_BC_Save_Value	
7	AO_BC_Save_Value	
6	AO_BC_Save_Value	
5	AO_BC_Save_Value	
4	AO_BC_Save_Value	
3	AO_BC_Save_Value	
2	AO_BC_Save_Value	
1	AO BC Save Value	

#### AO\_Command\_2\_Register

AO\_BC\_Save\_Value

Add	Iress: 5 Type: Write-only
15	AO_End_On_BC_TC
14	AO_End_On_UC_TC
13	AO_Start_Stop_Gate_Enable
12	AO_UC_Save_Trace
11	AO_BC_Gate_Enable
10	AO_BC_Save_Trace
9	AO_UI_Switch_Load_On_BC_TC
8	AO_UI_Switch_Load_On_Stop
7	AO_UI_Switch_Load_On_TC
6	AO_UC_Switch_Load_On_BC_TC
5	AO_UC_Switch_Load_On_TC
4	AO_BC_Switch_Load_On_TC
3	AO_Mute_B
2	AO_Mute_A
1	AO_UPDATE2_Pulse
0	AO_START1_Pulse

#### **AO** Command 1 Register

AO_Command_1_Register		
Address: 9 Type: Write-only		
15	AO_Analog_Trigger_Reset	
14	AO_START_Pulse	
13	AO_Disarm	
12	AO_UI2_Arm_Disarm	
11	AO_UI2_Load	
10	AO_UI_Arm	
9	AO_UI_Load	
8	AO_UC_Arm	
7	AO_UC_Load	
6	AO_BC_Arm	
5	AO_BC_Load	
4	AO_DAC1_Update_Mode	
3	AO_LDAC1_Source_Select	
2	AO_DAC0_Update_Mode	
1	AO_LDAC0_Source_Select	
0	AO_UPDATE_Pulse	

#### AO\_Mode\_1\_Register

AO_Mode_1_Register		
Address: 38 Type: Write-on		
15	AO_UPDATE_Source_Select	
14	AO_UPDATE_Source_Select	
13	AO_UPDATE_Source_Select	
12	AO_UPDATE_Source_Select	
11	AO_UPDATE_Source_Select	
10	AO_UI_Source_Select	
9	AO_UI_Source_Select	
8	AO_UI_Source_Select	
7	AO_UI_Source_Select	
6	AO_UI_Source_Select	
5	AO_Multiple_Channels	
4	AO_UPDATE_Source_Polarity	
3	AO_UI_Source_Polarity	
2	AO_UC_Switch_Load_Every_TC	
1	AO_Continuous	
0	AO_Trigger_Once	

#### AO\_Mode\_2\_Register

Add	dress: 39 Type: Wr	ite-only
15	AO_FIFO_Mode	
14	AO_FIFO_Mode	
13	AO_FIFO_Retransmit_Enable	<u>,</u>
12	AO_START1_Disable	
11	AO_UC_Initial_Load_Source	
10	AO_UC_Write_Switch	
9	AO_UI2_Initial_Load_Source	;
8	AO_UI2_Reload_Mode	
7	AO_UC_Initial_Load_Source	
6	AO_UI_Reload_Mode	
5	AO_UI_Reload_Mode	
4	AO_UI_Reload_Mode	
3	AO_UI_Write_Switch	
2	AO_BC_Initial_Load_Source	
1	AO_BC_Reload_Mode	

#### AO Mode 3 Register

AO_Mode_5_Register			
Add	Iress: 70 Type: Write-only		
15	Reserved		
14	Reserved		
13	AO_UI2_Switch_Load_Next_TC		
12	AO_UC_Switch_Load_Every_BC_TC		
11	AO_Trigger_Length		
10	Reserved		
9	Reserved		
8	Reserved		
7	Reserved		
6	Reserved		
5	AO_Stop_On_Overrun_Error		
4	AO_Stop_On_BC_TC_Trigger_Error		
3	AO_Stop_On_BC_TC_Error		
2	AO_Not_An_UPDATE		
1	AO_Software_Gate		
0	Reserved		

#### AO\_Output\_Control\_Register

AO\_BC\_Write\_Switch

	_
Add	dress: 86 Type: Write-only
15	AO_External_Gate_Enable
14	AO_External_Gate_Select
13	AO_External_Gate_Select
12	AO_External_Gate_Select
11	AO_External_Gate_Select
10	AO_External_Gate_Select
9	AO_Number_Of_Channels
8	AO_Number_Of_Channels
7	AO_Number_Of_Channels
6	AO_Number_Of_Channels
5	AO_UPDATE2_Output_Select
4	AO_UPDATE2_Output_Select
3	AO_External_Gate_Polarity
2	AO_UPDATE2_Output_Toggle
1	AO_UPDATE_Output_Select
0	AO UPDATE Output Select

AO_Personal_Register			
Address: 78 Type: Write-on			
15	Reserved		
14	AO_Number_Of_DAC_Packages		
13	AO_Fast_CPU		
12	AO_TMRDACWR_Pulse_Width		
11	AO_FIFO_Flags_Polarity		
10	AO_FIFO_Enable		
9	AO_AOFREQ_Polarity		
8	AO_DMA_PIO_Control		
7	AO_UPDATE_Original_Pulse		
6	AO_UPDATE_Pulse_Timebase		
5	AO_UPDATE_Pulse_Width		
4	AO_BC_Source_Select		
3	AO_Interval_Buffer_Mode		
2	AO_UPDATE2_Original_Pulse		
1	AO_UPDATE2_Pulse_Timebase		
0	AO_UPDATE2_Pulse_Width		

#### AO\_START\_Select\_Register

Add	lress: 66 Type: Write-only
15	AO_UI2_Software_Gate
14	AO_UI2_External_Gate_Polarity
13	AO_START_Polarity
12	AO_AOFREQ_Enable
11	AO_UI2_Extermal_Gate_Select
10	AO_UI2_Extermal_Gate_Select
9	AO_UI2_Extermal_Gate_Select
8	AO_UI2_Extermal_Gate_Select
7	AO_UI2_Extermal_Gate_Select
6	AO_START_Sync
5	AO_START_Edge
4	AO_START_Select
3	AO_START_Select
2	AO_START_Select
1	AO_START_Select
0	AO_START_Select

#### AO\_Status\_1\_Register

Add	ress: 3 Type: Read-only
15	Interrupt_B_St
14	AO_FIFO_Full_St
13	AO_FIFO_Half_Full_St
12	AO_FIFO_Empty_St
11	AO_BC_TC_Error_St
10	AO_START_St
9	AO_Overrun_St
8	AO_START1_St
7	AO_BC_TC_St
6	AO_UC_TC_St
5	AO_UPDATE_St
4	AO_UI2_TC_St
3	G1_TC_St
2	G1_Gate_Interrupt_St
1	AO_FIFO_Request_St
0	Pass_Thru_1_Interrrupt_St

#### AO\_Status\_2\_Register

	0
Add	lress: 6 Type: Read-only
15	AO_UC_Next_Load_Source_St
14	AO_UC_Armed_St
13	AO_UI2_Count_Enable_St
12	AO_UI2_Next_Load_Source_St
11	AO_UI2_Armed_St
10	AO_UI2_TC_Error_St
9	AO_UI_Q_St
8	AO_UI_Count_Enable_St
7	AO_UC_Save_St
6	AO_UI_Next_Load_Source_St
5	AO_UI_Armed_St
4	AO_BC_TC_Trigger_Error_St
3	AO_BC_Q_St
2	AO_BC_Save_St
1	AO_BC_Next_Load_Source_St
0	AO_BC_Armed_St

#### AO\_Trigger\_Select\_Register

۸dd	dress: 67 Type: Write-only
	**
15	AO_UI2_External_Gate_Enable
14	AO_Delayed_START1
13	AO_START1_Polarity
12	AO_UI2_Source_Polarity
11	AO_UI2_Source_Select
10	AO_UI2_Source_Select
9	AO_UI2_Source_Select
8	AO_UI2_Source_Select
7	AO_UI2_Source_Select
6	AO_START1_Sync
5	AO_START1_Edge
4	AO_START1_Select
3	AO_START1_Select
2	AO_START1_Select
1	AO_START1_Select
0	AO_START1_Select

#### AO\_UC\_Load\_A\_Registers

Add	lress: 48	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AO_UC_Load_A	
6	AO_UC_Load_A	
5	AO_UC_Load_A	
4	AO_UC_Load_A	
3	AO_UC_Load_A	
2	AO_UC_Load_A	
1	AO_UC_Load_A	
0	AO UC Load A	

#### AO\_UC\_Load\_A\_Registers

AU_UC_Luau_A_Registers			
Add	lress: 49	Type: Write-only	
15	AO_UC_Load_A		
14	AO_UC_Load_A		
13	AO_UC_Load_A		
12	AO_UC_Load_A		
11	AO_UC_Load_A		
10	AO_UC_Load_A		
9	AO_UC_Load_A		
8	AO_UC_Load_A		
7	AO_UC_Load_A		
6	AO_UC_Load_A		
5	AO_UC_Load_A		
4	AO_UC_Load_A		
3	AO_UC_Load_A		
2	AO_UC_Load_A		
1	AO_UC_Load_A		
0	AO_UC_Load_A		

#### AO\_UC\_Load\_B\_Registers

Address: 50		Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AO_UC_Load_B	
6	AO_UC_Load_B	
5	AO_UC_Load_B	
4	AO_UC_Load_B	
3	AO_UC_Load_B	
2	AO_UC_Load_B	
1	AO_UC_Load_B	
0	AO_UC_Load_B	

#### AO\_UC\_Load\_B\_Registers

Add	lress: 51	Type: Write-only
15	AO_UC_Load_B	
14	AO_UC_Load_B	
13	AO_UC_Load_B	
12	AO_UC_Load_B	
11	AO_UC_Load_B	
10	AO_UC_Load_B	
9	AO_UC_Load_B	
8	AO_UC_Load_B	
7	AO_UC_Load_B	
6	AO_UC_Load_B	
5	AO_UC_Load_B	
4	AO_UC_Load_B	
3	AO_UC_Load_B	
2	AO_UC_Load_B	
1	AO_UC_Load_B	
0	AO_UC_Load_B	

#### AO\_UC\_Save\_Registers

Add	dress: 20 Type	: Read-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AO_UC_Save_Value	
6	AO_UC_Save_Value	
5	AO_UC_Save_Value	
4	AO_UC_Save_Value	
3	AO_UC_Save_Value	
2	AO_UC_Save_Value	
1	AO_UC_Save_Value	
0	AO_UC_Save_Value	

#### AO\_UC\_Save\_Registers

Add	lress: 21 Type: Read-only
15	AO_UC_Save_Value
14	AO_UC_Save_Value
13	AO_UC_Save_Value
12	AO_UC_Save_Value
11	AO_UC_Save_Value
10	AO_UC_Save_Value
9	AO_UC_Save_Value
8	AO_UC_Save_Value
7	AO_UC_Save_Value
6	AO_UC_Save_Value
5	AO_UC_Save_Value
4	AO_UC_Save_Value
3	AO_UC_Save_Value
2	AO_UC_Save_Value
1	AO_UC_Save_Value
0	AO_UC_Save_Value

#### AO\_UI2\_Load\_A\_Register

Add	lress: 53	Type: Write-only
15	AO_UI2_Load_A	
14	AO_UI2_Load_A	
13	AO_UI2_Load_A	
12	AO_UI2_Load_A	
11	AO_UI2_Load_A	
10	AO_UI2_Load_A	
9	AO_UI2_Load_A	
8	AO_UI2_Load_A	
7	AO_UI2_Load_A	
6	AO_UI2_Load_A	
5	AO_UI2_Load_A	
4	AO_UI2_Load_A	
3	AO_UI2_Load_A	
2	AO_UI2_Load_A	
1	AO_UI2_Load_A	
0	AO_UI2_Load_A	

#### AO UI2 Load B Register

	AO_UI2_Load_I	3_Register
Add	lress: 55	Type: Write-only
15	AO_UI2_Load_B	
14	AO_UI2_Load_B	
13	AO_UI2_Load_B	
12	AO_UI2_Load_B	
11	AO_UI2_Load_B	
10	AO_UI2_Load_B	
9	AO_UI2_Load_B	
8	AO_UI2_Load_B	
7	AO_UI2_Load_B	
6	AO_UI2_Load_B	
5	AO_UI2_Load_B	
4	AO_UI2_Load_B	
3	AO_UI2_Load_B	
2	AO_UI2_Load_B	
1	AO_UI2_Load_B	
0	AO_UI2_Load_B	

#### AO\_UI2\_Save\_Register

Add	lress: 23	Type: Read-only
15	AO_UI2_Save_Value	)
14	AO_UI2_Save_Value	2
13	AO_UI2_Save_Value	2
12	AO_UI2_Save_Value	2
11	AO_UI2_Save_Value	2
10	AO_UI2_Save_Value	2
9	AO_UI2_Save_Value	2
8	AO_UI2_Save_Value	e
7	AO_UI2_Save_Value	2
6	AO_UI2_Save_Value	2
5	AO_UI2_Save_Value	2
4	AO_UI2_Save_Value	2
3	AO_UI2_Save_Value	2
2	AO_UI2_Save_Value	e
1	AO_UI2_Save_Value	e
0	AO_UI2_Save_Value	

#### AO\_UI\_Load\_A\_Registers

Add	lress: 40	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AO_UI_Load_A	
6	AO_UI_Load_A	
5	AO_UI_Load_A	
4	AO_UI_Load_A	
3	AO_UI_Load_A	
2	AO_UI_Load_A	
1	AO_UI_Load_A	
0	AO_UI_Load_A	

#### AO\_UI\_Load\_A\_Registers

Add	lress: 40	Type: Write-only
15	AO_UI_Load_A	
14	AO_UI_Load_A	
13	AO_UI_Load_A	
12	AO_UI_Load_A	
11	AO_UI_Load_A	
10	AO_UI_Load_A	
9	AO_UI_Load_A	
8	AO_UI_Load_A	
7	AO_UI_Load_A	
6	AO_UI_Load_A	
5	AO_UI_Load_A	
4	AO_UI_Load_A	
3	AO_UI_Load_A	
2	AO_UI_Load_A	
1	AO_UI_Load_A	
0	AO_UI_Load_A	

#### AO\_UI\_Load\_B\_Registers

Add	lress: 42	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AO_UI_Load_B	
6	AO_UI_Load_B	
5	AO_UI_Load_B	
4	AO_UI_Load_B	
3	AO_UI_Load_B	
2	AO_UI_Load_B	
1	AO_UI_Load_B	
0	AO_UI_Load_B	

### AO\_UI\_Load\_B\_Registers

Add	dress: 43	Type: Write-only
15	AO_UI_Load_B	
14	AO_UI_Load_B	
13	AO_UI_Load_B	
12	AO_UI_Load_B	
11	AO_UI_Load_B	
10	AO_UI_Load_B	
9	AO_UI_Load_B	
8	AO_UI_Load_B	
7	AO_UI_Load_B	
6	AO_UI_Load_B	
5	AO_UI_Load_B	
4	AO_UI_Load_B	
3	AO_UI_Load_B	
2	AO_UI_Load_B	
1	AO_UI_Load_B	
0	AO UI Load B	

#### AO\_UI\_Save\_Registers

Add	lress: 16	Type: Read-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	AO_UI_Save_Value	
6	AO_UI_Save_Value	
5	AO_UI_Save_Value	
4	AO_UI_Save_Value	
3	AO_UI_Save_Value	
2	AO_UI_Save_Value	
1	AO_UI_Save_Value	
0	AO_UI_Save_Value	

#### AO\_UI\_Save\_Registers

Add	lress: 17	Type: Read-only
15	AO_UI_Save_Value	
14	AO_UI_Save_Value	
13	AO_UI_Save_Value	
12	AO_UI_Save_Value	
11	AO_UI_Save_Value	
10	AO_UI_Save_Value	
9	AO_UI_Save_Value	
8	AO_UI_Save_Value	
7	AO_UI_Save_Value	
6	AO_UI_Save_Value	
5	AO_UI_Save_Value	
4	AO_UI_Save_Value	
3	AO_UI_Save_Value	
2	AO_UI_Save_Value	
1	AO_UI_Save_Value	
0	AO_UI_Save_Value	

#### Clock\_and\_FOUT\_Register

&	
Address: 56 Type: Write-only	
FOUT_Enable	
FOUT_Timebase_Select	
DIO_Serial_Out_Divide_By_2	
Slow_Internal_Time_Divide_By_2	
Slow_Internal_Timebase	
G_Source_Divide_By_2	
Clock_To_Board_Divide_By_2	
Clock_To_Board	
AI_Output_Divide_By_2	
AI_Source_Divide_By_2	
AO_Output_Divide_By_2	
AO_Source_Divide_By_2	
FOUT_Divider	
FOUT_Divider	
FOUT_Divider	
FOUT_Divider	

#### DIO\_Control\_Register

Add	lress: 11 Type: Write-only
15	Reserved
14	Reserved
13	Reserved
12	Reserved
11	DIO_Software_Serial_Control
10	DIO_HW_Serial_Timebase
9	DIO_HW_Serial_Enable
8	DIO_HW_Serial_Start
7	DIO_Pins_Dir
6	DIO_Pins_Dir
5	DIO_Pins_Dir
4	DIO_Pins_Dir
3	DIO_Pins_Dir
2	DIO_Pins_Dir
1	DIO_Pins_Dir
0	DIO_Pins_Dir

#### DIO Output Register

DIO_Output_Register			
Address: 10 Type: Write-only			
15	DIO_Serial_Data_Out		
14	DIO_Serial_Data_Out		
13	DIO_Serial_Data_Out		
12	DIO_Serial_Data_Out		
11	DIO_Serial_Data_Out		
10	DIO_Serial_Data_Out		
9	DIO_Serial_Data_Out		
8	DIO_Serial_Data_Out		
7	DIO_Parallel_Data_Out		
6	DIO_Parallel_Data_Out		
5	DIO_Parallel_Data_Out		
4	DIO_Parallel_Data_Out		
3	DIO_Parallel_Data_Out		
2	DIO_Parallel_Data_Out		
1	DIO_Parallel_Data_Out		

#### DIO\_Parallel\_Input\_Register

Add	ress: 7 Type: Read-only
15	Reserved_1_St
14	Reserved_1_St
13	Reserved_1_St
12	Reserved_1_St
11	Reserved_1_St
10	Reserved_1_St
9	Reserved_1_St
8	Reserved_1_St
7	DIO_Parallel_Data_In_St
6	DIO_Parallel_Data_In_St
5	DIO_Parallel_Data_In_St
4	DIO_Parallel_Data_In_St
3	DIO_Parallel_Data_In_St
2	DIO_Parallel_Data_In_St
1	DIO_Parallel_Data_In_St
0	DIO_Parallel_Data_In_St

#### DIO\_Serial\_Input\_Register

DIO\_Parallel\_Data\_Out

210_Serial_Input_Itegister			
Add	lress: 28 Type: Read-only		
15	Reserved_2_St		
14	Reserved_2_St		
13	Reserved_2_St		
12	Reserved_2_St		
11	Reserved_2_St		
10	Reserved_2_St		
9	Reserved_2_St		
8	Reserved_2_St		
7	DIO_Serial_Data_In_St		
6	DIO_Serial_Data_In_St		
5	DIO_Serial_Data_In_St		
4	DIO_Serial_Data_In_St		
3	DIO_Serial_Data_In_St		
2	DIO_Serial_Data_In_St		
1	DIO_Serial_Data_In_St		
0	DIO_Serial_Data_In_St		

#### G0\_Autoincrement\_Register

Add	lress: 68	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	G0_Autoincrement	
6	G0_Autoincrement	
5	G0_Autoincrement	
4	G0_Autoincrement	
3	G0_Autoincrement	
2	G0_Autoincrement	
1	G0_Autoincrement	
0	G0_Autoincrement	

#### G0\_Command\_Register

Add	lress: 6 Type: Write-only
15	G1_Disarm_Copy
14	G1_Save_Trace_Copy
13	G1_Arm_Copy
12	G0_Bank_Switch_Enable
11	G0_Bank_Switch_Mode
10	G0_Bank_Switch_Start
9	G0_Little_Big_Endian
8	G0_Synchronized_Gate
7	G0_Write_Switch
6	G0_Up_Down
5	G0_Up_Down
4	G0_Disarm
3	G0_Analog_Trigger_Reset
2	G0_Load
1	G0_Save_Trace
0	G0_Arm

#### $G0\_HW\_Save\_Registers$

Add	ress: 8 Type: Read-only
15	Reserved
14	Reserved
13	Reserved
12	Reserved
11	Reserved
10	Reserved
9	Reserved
8	Reserved
7	G0_HW_Save_Value
6	G0_HW_Save_Value
5	G0_HW_Save_Value
4	G0_HW_Save_Value
3	G0_HW_Save_Value
2	G0_HW_Save_Value
1	G0_HW_Save_Value
0	G0_HW_Save_Value

#### G0\_HW\_Save\_Registers

G0_HW_Save_Registers			
Add	Address: 9 Type: Read-only		
15	G0_HW_Save_Valu	e	
14	G0_HW_Save_Valu	e	
13	G0_HW_Save_Valu	e	
12	G0_HW_Save_Valu	e	
11	G0_HW_Save_Valu	e	
10	G0_HW_Save_Valu	e	
9	G0_HW_Save_Valu	e	
8	G0_HW_Save_Valu	e	
7	G0_HW_Save_Valu	e	
6	G0_HW_Save_Valu	e	
5	G0_HW_Save_Valu	e	
4	G0_HW_Save_Valu	e	
3	G0_HW_Save_Valu	e	
2	G0_HW_Save_Valu	e	
1	G0_HW_Save_Valu	e	
0	G0_HW_Save_Valu	e	

#### $G0\_Input\_Select\_Register$

Add	lress: 36	Type: Write-only
15	G0_Source_Polarity	/
14	G0_Output_Polarity	/
13	G0_OR_Gate	
12	G0_Gate_Select_Lo	oad_Source
11	G0_Gate_Select	
10	G0_Gate_Select	
9	G0_Gate_Select	
8	G0_Gate_Select	
7	G0_Gate_Select	
6	G0_Source_Select	
5	G0_Source_Select	
4	G0_Source_Select	
3	G0_Source_Select	
2	G0_Source_Select	
1	G0_Write_Acknow	ledges_Irq
0	G0_Read_Acknowl	edges_Irq

#### G0\_Load\_A\_Registers

		O
Add	lress: 28	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	G0_Load_A	
6	G0_Load_A	
5	G0_Load_A	
4	G0_Load_A	
3	G0_Load_A	
2	G0_Load_A	
1	G0_Load_A	
0	G0_Load_A	

#### G0\_Load\_A\_Registers

Address: 29		Type: Write-only
15	G0_Load_A	
14	G0_Load_A	
13	G0_Load_A	
12	G0_Load_A	
11	G0_Load_A	
10	G0_Load_A	
9	G0_Load_A	
8	G0_Load_A	
7	G0_Load_A	
6	G0_Load_A	
5	G0_Load_A	
4	G0_Load_A	
3	G0_Load_A	
2	G0_Load_A	
1	G0_Load_A	
0	G0_Load_A	

#### G0\_Load\_B\_Registers

Add	lress: 30	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	G0_Load_B	
6	G0_Load_B	
5	G0_Load_B	
4	G0_Load_B	
3	G0_Load_B	
2	G0_Load_B	
1	G0_Load_B	
0	G0_Load_B	

#### G0\_Load\_B\_Registers

Address: 31		Type: Write-only
15	G0_Load_B	
14	G0_Load_B	
13	G0_Load_B	
12	G0_Load_B	
11	G0_Load_B	
10	G0_Load_B	
9	G0_Load_B	
8	G0_Load_B	
7	G0_Load_B	
6	G0_Load_B	
5	G0_Load_B	
4	G0_Load_B	
3	G0_Load_B	
2	G0_Load_B	
1	G0_Load_B	
0	G0 Load B	

#### G0\_Mode\_Register

Add	ress: 26 Type: Write-only
15	G0_Reload_Source_Switching
14	G0_Loading_On_Gate
13	G0_Gate_Polarity
12	G0_Loading_On_TC
11	G0_Counting_Once
10	G0_Counting_Once
9	G0_Output_Mode
8	G0_Output_Mode
7	G0_Load_Source_Select
6	G0_Stop_Mode
5	G0_Stop_Mode
4	G0_Trigger_Mode_For_Edge_Gate
3	G0_Trigger_Mode_For_Edge_Gate
2	G0_Gate_On_Both_Edges
1	G0_Gating_Mode
0	G0_Gating_Mode

#### G0\_Save\_Registers

Add	lress: 12	Type: Read-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	G0_Save_Value	
6	G0_Save_Value	
5	G0_Save_Value	
4	G0_Save_Value	
3	G0_Save_Value	
2	G0_Save_Value	
1	G0_Save_Value	
0	G0_Save_Value	

#### GO Save Registers

G0_Save_Registers		
Add	lress: 13	Type: Read-only
15	G0_Save_Value	
14	G0_Save_Value	
13	G0_Save_Value	
12	G0_Save_Value	
11	G0_Save_Value	
10	G0_Save_Value	
9	G0_Save_Value	
8	G0_Save_Value	
7	G0_Save_Value	
6	G0_Save_Value	
5	G0_Save_Value	
4	G0_Save_Value	
3	G0_Save_Value	
2	G0_Save_Value	
1	G0_Save_Value	
0	G0_Save_Value	

#### $G1\_Autoincrement\_Register$

Add	lress: 69	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	G1_Autoincrement	
6	G1_Autoincrement	
5	G1_Autoincrement	
4	G1_Autoincrement	
3	G1_Autoincrement	
2	G1_Autoincrement	
1	G1_Autoincrement	
0	G1_Autoincrement	

#### **G1** Command Register

G1_Commanu_Register			
Add	lress: 7	Type: Write-only	
15	G0_Disarm_Copy		
14	G0_Save_Trace_Co	ру	
13	G0_Arm_Copy		
12	G1_Bank_Switch_E	Enable	
11	G1_Bank_Switch_N	Mode	
10	G1_Bank_Switch_S	Start	
9	G1_Little_Big_End	ian	
8	G1_Synchronized_0	Gate	
7	G1_Write_Switch		
6	G1_Up_Down		
5	G1_Up_Down		
4	G1_Disarm		
3	G1_Analog_Trigger	r_Reset	
2	G1_Load		
1	G1_Save_Trace		
0	G1_Arm		

#### **G1\_HW\_Save\_Registers**

Add	ress: 10 Type: Read-only
15	Reserved
14	Reserved
13	Reserved
12	Reserved
11	Reserved
10	Reserved
9	Reserved
8	Reserved
7	G1_GW_Save_Value
6	G1_GW_Save_Value
5	G1_GW_Save_Value
4	G1_GW_Save_Value
3	G1_GW_Save_Value
2	G1_GW_Save_Value
1	G1_GW_Save_Value
0	G1_GW_Save_Value

### G1\_HW\_Save\_Registers

Add	dress: 11 Type: Read-only
15	G1_GW_Save_Value
14	G1_GW_Save_Value
13	G1_GW_Save_Value
12	G1_GW_Save_Value
11	G1_GW_Save_Value
10	G1_GW_Save_Value
9	G1_GW_Save_Value
8	G1_GW_Save_Value
7	G1_GW_Save_Value
6	G1_GW_Save_Value
5	G1_GW_Save_Value
4	G1_GW_Save_Value
3	G1_GW_Save_Value
2	G1_GW_Save_Value
1	G1_GW_Save_Value
0	G1_GW_Save_Value

Opuo_serees_register		
Add	Iress: 37 Type: Write-only	
15	G1_Source_Polarity	
14	G1_Output_Polarity	
13	G1_OR_Gate	
12	G1_Gate_Select_Load_Source	
11	G1_Gate_Select	
10	G1_Gate_Select	
9	G1_Gate_Select	
8	G1_Gate_Select	
7	G1_Gate_Select	
6	G1_Source_Select	
5	G1_Source_Select	
4	G1_Source_Select	
3	G1_Source_Select	

#### G1\_Load\_A\_Registers

		_
Add	lress: 32	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	G1_Load_A	
6	G1_Load_A	
5	G1_Load_A	
4	G1_Load_A	
3	G1_Load_A	
2	G1_Load_A	
1	G1_Load_A	
0	G1_Load_A	

#### G1\_Load\_A\_Registers

G1\_Write\_Acknowledges\_Irq

G1\_Read\_Acknowledges\_Irq

G1\_Source\_Select

2

1

Add	lress: 33	Type: Write-only
15	G1_Load_A	
14	G1_Load_A	
13	G1_Load_A	
12	G1_Load_A	
11	G1_Load_A	
10	G1_Load_A	
9	G1_Load_A	
8	G1_Load_A	
7	G1_Load_A	
6	G1_Load_A	
5	G1_Load_A	
4	G1_Load_A	
3	G1_Load_A	
2	G1_Load_A	
1	G1_Load_A	
0	G1_Load_A	

G1_Load_B_Registers		
Address: 34 Type: Write-onl		ype: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	G1_Load_B	
6	G1_Load_B	
5	G1_Load_B	
4	G1_Load_B	
3	G1_Load_B	
2	G1_Load_B	
1	G1_Load_B	
0	G1_Load_B	

#### G1\_Load\_B\_Registers

Address: 35		Type: Write-only
15	G1_Load_B	
14	G1_Load_B	
13	G1_Load_B	
12	G1_Load_B	
11	G1_Load_B	
10	G1_Load_B	
9	G1_Load_B	
8	G1_Load_B	
7	G1_Load_B	
6	G1_Load_B	
5	G1_Load_B	
4	G1_Load_B	
3	G1_Load_B	
2	G1_Load_B	
1	G1_Load_B	
0	G1_Load_B	

#### G1\_Mode\_Register

G1_Wode_Register			
Add	dress: 27 Type: Write-only		
15	G1_Reload_Source_Switching		
14	G1_Loading_On_Gate		
13	G1_Gate_Polarity		
12	G1_Loading_On_TC		
11	G1_Counting_Once		
10	G1_Counting_Once		
9	G1_Output_Mode		
8	G1_Output_Mode		
7	G1_Load_Source_Select		
6	G1_Stop_Mode		
5	G1_Stop_Mode		
4	G1_Trigger_Mode_For_Edge_Gate		
3	G1_Trigger_Mode_For_Edge_Gate		
2	G1_Gate_On_Both_Edges		
1	G1_Gating_Mode		
0	G1 Gating Mode		

#### G1\_Save\_Registers

Add	ress: 14	Type: Read-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	G1_Save_Value	
6	G1_Save_Value	
5	G1_Save_Value	
4	G1_Save_Value	
3	G1_Save_Value	
2	G1_Save_Value	
1	G1_Save_Value	
0	G1_Save_Value	

#### G1\_Save\_Registers

G1_Suve_Registers		
Add	lress: 15	Type: Read-only
15	G1_Save_Value	
14	G1_Save_Value	
13	G1_Save_Value	
12	G1_Save_Value	
11	G1_Save_Value	
10	G1_Save_Value	
9	G1_Save_Value	
8	G1_Save_Value	
7	G1_Save_Value	
6	G1_Save_Value	
5	G1_Save_Value	
4	G1_Save_Value	
3	G1_Save_Value	
2	G1_Save_Value	
1	G1_Save_Value	
0	G1_Save_Value	

#### **G\_Status\_Register**

Add	Iress: 4 Type: Read-only
15	G1_Gate_Error_St
14	G0_Gate_Error_St
13	G1_TC_Error_St
12	G0_TC_Error_St
11	G1_No_Load_Between_Gates_St
10	G0_No_Load_Between_Gates_St
9	G1_Armed_St
8	G0_Armed_St
7	G1_Stale_Data_St
6	G0_Stale_Data_St
5	G1_Next_Load_Source_St
4	G0_Next_Load_Source_St
3	G1_Counting_St
2	G0_Counting_St
1	G1_Save_St
0	G0_Save_St

#### $Generic\_Control\_Register$

	_	- 0
Add	lress: 71	Type: Write-only
15	Control	
14	Control	
13	Control	
12	Control	
11	Control	
10	Control	
9	Control	
8	Control	
7	Reserved	
6	Reserved	
5	Reserved	
4	Reserved	
3	Reserved	
2	Reserved	
1	Reserved	
0	Reserved	

#### Interrupt\_A\_Ack\_Register

Add	lress: 2 Type: Write-only	
15	G0_Gate_Interrupt_Ack	
14	G0_TC_Interrupt_Ack	
13	AI_Error_Interrupt_Ack	
12	AI_STOP_Interrupt_Ack	
11	AI_START_Interrupt_Ack	
10	AI_START2_Interrupt_Ack	
9	AI_START1_Interrupt_Ack	
8	AI_SC_TC_Interrupt_Ack	
7	AI_SC_TC_Error_Confirm	
6	G0_TC_Error_Confirm	
5	G0_Gate_Error_Confirm	
4	Reserved	
3	Reserved	
2	Reserved	
1	Reserved	
0	Reserved	

$Interrupt\_A\_Enable\_Register$			
Address: 73 Type: Write-onl			
15	Reserved		
14	Reserved		
13	Reserved		
12	Reserved		
11	Reserved		
10	Reserved		
9	Pass_Thru_0_Interrupt_Enable		
8	G0_Gate_Interrupt_Enable		
7	AI_FIFO_Interrupt_Enable		
6	G0_TC_Interrupt_Enable		
5	AI_Error_Interrupt_Enable		
4	AI_STOP_Interrupt_Enable		
3	AI_START_Interrupt_Enable		
2	AI_START2_Interrupt_Enable		
1	AI_START1_Interrupt_Enable		
0	AI_SC_TC_Interrupt_Enable		

#### Interrupt\_B\_Ack\_Register

	1 8
Add	Iress: 3 Type: Write-only
15	G1_Gate_Interrupt_Ack
14	G1_TC_Interrupt_Ack
13	AO_Error_Interrupt_Ack
12	AO_STOP_Interrupt_Ack
11	AO_START_Interrupt_Ack
10	AO_UPDATE_Interrupt_Ack
9	AO_START1_Interrupt_Ack
8	AO_BC_TC_Interrupt_Ack
7	AO_UC_TC_Interrupt_Ack
6	AO_UI2_TC_Interrupt_Ack
5	AO_UI2_TC_Error_Confrim
4	AO_BC_TC_Error_Confirm
3	AO_BC_TC_Trigger_Error_Confirm
2	G1_TC_Error_Confirm
1	G1 Gate Error Confirm

#### Interrupt\_B\_Enable\_Register

Interrupt_B_Enable_Register			
Add	Iress: 75 Type: Write-only		
15	Reserved		
14	Reserved		
13	Reserved		
12	Reserved		
11	Pass_Thru_1_Interrupt_Enable		
10	G1_Gate_Interrupt_Enable		
9	G1_TC_Interrupt_Enable		
8	AO_FIFO_Interrupt_Enable		
7	AO_UI2_TC_Interrupt_Enable		
6	AO_UC_TC_Interrupt_Enable		
5	AO_Error_Interrupt_Enable		
4	AO_STOP_Interrupt_Enable		
3	AO_START_Interrupt_Enable		
2	AO_UPDATE_Interrupt_Enable		
1	AO_START1_Interrupt_Enable		
0	AO_BC_TC_Interrupt_Enable		

#### Interrupt\_Control\_Register

Reserved

Add	ress: 59 Type: Write-only
15	Interrupt_B_Enable
14	Interrupt_B_Output_Select
13	Interrupt_B_Output_Select
12	Interrupt_B_Output_Select
11	Interrupt_A_Enable
10	Interrupt_A_Output_Select
9	Interrupt_A_Output_Select
8	Interrupt_A_Output_Select
7	Reserved
6	Reserved
5	Reserved
4	Reserved
3	Pass_Thru_0_Interrupt_Polarity
2	Pass_Thru_1_Interrupt_Polarity
1	Interrupt_Output_On_3_Pins
0	Interrupt_Output_Polarity

#### IO\_Bidirection\_Pin\_Register

Add	lress: 57	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	BD_9_Pin_Dir	
8	BD_9_Pin_Dir	
7	BD_9_Pin_Dir	
6	BD_9_Pin_Dir	
5	BD_9_Pin_Dir	
4	BD_9_Pin_Dir	
3	BD_9_Pin_Dir	
2	BD_9_Pin_Dir	
1	BD_9_Pin_Dir	
0	BD_9_Pin_Dir	

#### Joint\_Reset\_Register

Add	lress: 72 Type: Write-only
15	Reserved
14	Reserved
13	Reserved
12	Reserved
11	Software_Reset
10	AO_UI2_Configuration_End
9	AO_Configuration_End
8	AI_Configuration_End
7	Reserved
6	AO_UI2_Configuration_Start
5	AO_Configuration_Start
4	AI_Configuration_Start
3	G1_Reset
2	G0_Reset
1	AO_Reset
0	AI_Reset

#### Joint Status 1 Register

Joint_Status_1_Register			
Address: 27 Type: Read-only			
15	AI_Last_Shiftin_St		
14	AO_UC_Q_St		
13	AO_UI2_Gate_St		
12	DIO_Serial_IO_In_Progress_St		
11	AO_External_Gate_St		
10	AI_External_Gate_St		
9	AI_SI2_Q_St		
8	AI_SI2_Q_St		
7	AO_Start_Stop_Gate_St		
6	AO_BC_Gate_St		
5	AI_Start_Stop_Gate_St		
4	AI_SC_Gate_St		
3	G1_Gate_St		
2	G0_Gate_St		
1	G1_Bank_St		

#### Joint\_Status\_2\_Register

	5	
Address: 29 Type: Read-onl		
15	G1_Permanent_Stale_Data_St	
14	G0_Permanent_Stale_Data_St	
13	G1_HW_Save_St	
12	G0_HW_Save_St	
11	Generic_Status	
10	Generic_Status	
9	Generic_Status	
8	Generic_Status	
7	AI_Scan_In_Progress_St	
6	AI_Config_Memory_Empty_St	
5	AO_TMRDACWRs_In_Progress_St	
4	AI_EOC_St	
3	AI_SOC_St	
2	AO_STOP_St	
1	G1_Output_St	
0	G0_Output_St	

#### RTSI\_Board\_Register

0 G0\_Bank\_St

RTSI_Board_Register			
Address: 81 Type: Write-only			
15	RTSI_Board_3_Pin_Dir		
14	RTSI_Board_2_Pin_Dir		
13	RTSI_Board_1_Pin_Dir		
12	RTSI_Board_0_Pin_Dir		
11	RTSI_Board_3_Output_Select		
10	RTSI_Board_3_Output_Select		
9	RTSI_Board_3_Output_Select		
8	RTSI_Board_2_Output_Select		
7	RTSI_Board_2_Output_Select		
6	RTSI_Board_2_Output_Select		
5	RTSI_Board_1_Output_Select		
4	RTSI_Board_1_Output_Select		
3	RTSI_Board_1_Output_Select		
2	RTSI_Board_0_Output_Select		
1	RTSI_Board_0_Output_Select		
0	RTSI_Board_0_Output_Select		

#### RTSI\_Trig\_A\_Output\_Register

Add	lress: 79 Type: Write-only
15	RTSI_Trig_3_Output_Select
14	RTSI_Trig_3_Output_Select
13	RTSI_Trig_3_Output_Select
12	RTSI_Trig_3_Output_Select
11	RTSI_Trig_2_Output_Select
10	RTSI_Trig_2_Output_Select
9	RTSI_Trig_2_Output_Select
8	RTSI_Trig_2_Output_Select
7	RTSI_Trig_1_Output_Select
6	RTSI_Trig_1_Output_Select
5	RTSI_Trig_1_Output_Select
4	RTSI_Trig_1_Output_Select
3	RTSI_Trig_0_Output_Select
2	RTSI_Trig_0_Output_Select
1	RTSI_Trig_0_Output_Select

# RTSI\_Trig\_Direction\_Register

RTSI\_Trig\_0\_Output\_Select

Add	lress: 58 Type: Write-only
15	RTSI_Trig_6_Pin_Dir
14	RTSI_Trig_5_Pin_Dir
13	RTSI_Trig_4_Pin_Dir
12	RTSI_Trig_3_Pin_Dir
11	RTSI_Trig_2_Pin_Dir
10	RTSI_Trig_1_Pin_Dir
9	RTSI_Trig_0_Pin_Dir
8	Reserved
7	Reserved
6	Reserved
5	Reserved
4	Reserved
3	Reserved
2	Reserved
1	RTSI_Clock_Mode
0	RTSI_Clock_Mode

#### RTSI\_Trig\_B\_Output\_Register

RTS1_Trig_B_Output_Register		
Address: 80 Type: Write-only		
15	RTSI_Sub_Selection_1	
14	Reserved	
13	Reserved	
12	Reserved	
11	RTSI_Trig_6_Output_Select	
10	RTSI_Trig_6_Output_Select	
9	RTSI_Trig_6_Output_Select	
8	RTSI_Trig_6_Output_Select	
7	RTSI_Trig_5_Output_Select	
6	RTSI_Trig_5_Output_Select	
5	RTSI_Trig_5_Output_Select	
4	RTSI_Trig_5_Output_Select	
3	RTSI_Trig_4_Output_Select	
2	RTSI_Trig_4_Output_Select	
1	RTSI_Trig_4_Output_Select	
0	RTSI_Trig_4_Output_Select	

#### Second\_Irq\_A\_Enable\_Register

Second_irq_A_Enable_Register		
Add	lress: 74 Type: Write-only	
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Pass_Thru_0_Second_Irq_Enable	
8	G0_Gate_Second_Irq_Enable	
7	AI_FIFO_Second_Irq_Enable	
6	G0_TC_Second_Irq_Enable	
5	AI_Error_Second_Irq_Enable	
4	AI_STOP_Second_Irq_Enable	
3	AI_START_Second_Irq_Enable	
2	AI_START2_Second_Irq_Enable	
1	AI_START1_Second_Irq_Enable	
0	AI_SC_TC_Second_Irq_Enable	

#### Second\_Irq\_B\_Enable\_Register

Add	dress: 76 Type: Write-only
15	Reserved
14	Reserved
13	Reserved
12	Reserved
11	Pass_Thru_1_Second_Irq_Enable
10	G1_Gate_Second_Irq_Enable
9	G1_TC_Second_Irq_Enable
8	AO_FIFO_Second_Irq_Enable
7	AO_UI2_TC_Second_Irq_Enable
6	AO_UC_TC_Second_Irq_Enable
5	AO_Error_Second_Irq_Enable
4	AO_STOP_Second_Irq_Enable
3	AO_START_Second_Irq_Enable
2	AO_UPDATE_Second_Irq_Enable
1	AO_START1_Second_Irq_Enable
0	AO BC TC Second Ira Enable

#### Window\_Address\_Register

	<b>—</b>	- 0
Address: 0		Type: Write-only
15	Window_Address	
14	Window_Address	
13	Window_Address	
12	Window_Address	
11	Window_Address	
10	Window_Address	
9	Window_Address	
8	Window_Address	
7	Window_Address	
6	Window_Address	
5	Window_Address	
4	Window_Address	
3	Window_Address	
2	Window_Address	
1	Window_Address	
0	Window_Address	

#### Window\_Data\_Register

Address: 1		Type: Read/Write
15	Window_Data	
14	Window_Data	
13	Window_Data	
12	Window_Data	
11	Window_Data	
10	Window_Data	
9	Window_Data	
8	Window_Data	
7	Window_Data	
6	Window_Data	
5	Window_Data	
4	Window_Data	
3	Window_Data	
2	Window_Data	
1	Window_Data	
0	Window_Data	

	Write_Strobe_0	_Register
Add	lress: 82	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	Reserved	
6	Reserved	
5	Reserved	
4	Reserved	
3	Reserved	
2	Reserved	
1	Reserved	
0	Reserved	

#### Write\_Strobe\_1\_Register

		_
Address: 83		Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	Reserved	
6	Reserved	
5	Reserved	
4	Reserved	
3	Reserved	
2	Reserved	
1	Reserved	
0	Write_Strobe_1	

#### $Write\_Strobe\_2\_Register$

Add	lress: 84	Type: Write-only
15	Reserved	
14	Reserved	
13	Reserved	
12	Reserved	
11	Reserved	
10	Reserved	
9	Reserved	
8	Reserved	
7	Reserved	
6	Reserved	
5	Reserved	
4	Reserved	
3	Reserved	
2	Reserved	
1	Reserved	
0	Write_Strobe_2	

#### Write\_Strobe\_3\_Register

Add	lress: 85 Type: Write-only
15	Reserved
14	Reserved
13	Reserved
12	Reserved
11	Reserved
10	Reserved
9	Reserved
8	Reserved
7	Reserved
6	Reserved
5	Reserved
4	Reserved
3	Reserved
2	Reserved
1	Reserved
0	Write_Strobe_3



## **Pin List**

This appendix contains lists of the DAQ-STC pins, Table C-1 in alphabetical order and Table C-2 in numerical order. For more detailed information about a specific pin, refer to the *Pin Interface* section of the chapter that discusses that pin. For a list of pins discussed in each chapter, refer to Figure 1-3, *DAQ-STC Block Diagram*.

An asterisk following a pin name indicates that the default polarity for that pin is active low.

Refer to Table C-1 for a description of the buffer types.

Table C-1. DAQ-STC Pins in Alphabetical Order

Pin Name	Pin Number	Buffer Type	
A1	64	ID	
A2	63	ID	
A3	62	ID	
A4	59	ID	
A5	58	ID	
A6	57	ID	
A7	56	ID	
AI_FIFO_SHIFTIN*	132	O9TU	
AI_STOP_IN	138	IU5	
AI_STOP_OUT	109	O4TU	
AIFEF*	131	IU	
AIFFF*	129	IU	
AIFHF*	130	IU	
AIFREQ	13	O4TU	
ANALOG_TRIG_DRIVE	115	O4TU	
ANALOG_TRIG_IN_HI	128	IU	
ANALOG_TRIG_IN_LO	127	IU	

 Table C-1.
 DAQ-STC Pins in Alphabetical Order (Continued)

Pin Name	Pin Number	<b>Buffer Type</b>
AO_ADDR0	148	O4TU
AO_ADDR1	149	O4TU
AO_ADDR2	150	O4TU
AO_ADDR3	151	O4TU
AOFEF*	152	IU
AOFFF*	154	IU
AOFFRT*	155	O4TU
AOFHF*	153	IU
AOFREQ	14	O9TU
BC_TC	105	O4TU
CHRDY_IN	39	IU5
CHRDY_OUT	74	OD18U
CONVERT*	141	O9TU
CPUDACREQ*	17	IU
CPUDACWR*	147	O4TU
CS*	68	IU
CTRL0	31	O4TU
CTRL1	32	O4TU
CTRL2	33	O4TU
CTRL3	34	O4TU
CTRL4	35	O4TU
CTRL5	36	O4TU
CTRL6	37	O4TU
CTRL7	38	O4TU
D0	75	B9TU
D1	76	В9ТИ
D2	77	B9TU

 Table C-1.
 DAQ-STC Pins in Alphabetical Order (Continued)

Pin Name	Pin Number	Buffer Type
D3	78	B9TU
D4	82	B9TU
D5	83	B9TU
D6	84	B9TU
D7	85	B9TU
D8	55	B9TU
D9	54	B9TU
D10	52	B9TU
D11	51	B9TU
D12	49	B9TU
D13	47	B9TU
D14	45	B9TU
D15	43	B9TU
DACWR*0	157	O4TU
DACWR*1	158	O4TU
DIO0/SDOUT	126	B18TU
DIO1	124	B18TU
DIO2	119	B18TU
DIO3	116	B18TU
DIO4/SDIN	114	B18TU
DIO5	112	B18TU
DIO6	110	B18TU
DIO7	107	B18TU
DIV_TC	117	O4TU
EOC	135	IU
EXTMUX_CLK	104	O9TU
EXTSTROBE*/SDCLK	103	O9TU

 Table C-1.
 DAQ-STC Pins in Alphabetical Order (Continued)

Pin Name	Pin Number	Buffer Type
FOUT	87	O9TU
G_OUT0/RTSI_IO	88	B9TU
G_OUT1/DIV_TC_OUT	94	O9TU
G_UP_DOWN0	108	ID/IU <sup>1</sup>
G_UP_DOWN1	111	ID/IU <sup>1</sup>
GHOST	142	IU
GND	21	_
GND	41	_
GND	42	_
GND	79	_
GND	80	_
GND	101	_
GND	121	_
GND	122	_
GND	159	_
GND	160	_
INTEL/MOTO*	113	IU
IRQ_IN0	73	IU
IRQ_IN1	71	IU
IRQ_OUT0	72	OD18U
IRQ_OUT1	70	OD18U
IRQ_OUT2	67	OD18U
IRQ_OUT3	53	OD18U
IRQ_OUT4	50	OD18U
IRQ_OUT5	48	OD18U
IRQ_OUT6	46	OD18U
IRQ_OUT7	44	OD18U

 Table C-1.
 DAQ-STC Pins in Alphabetical Order (Continued)

Pin Name	Pin Number	Buffer Type
LDAC*0	123	O4TU
LDAC*1	125	O4TU
LOCALMUX_CLK*	136	O4TU
LOCALMUX_FFRT*	133	O9TU
MUXFEF	137	IU
OSC	19	IS
OUTBRD_OSC	22	O9TU
PFI0/AI_START1	99	B9TU
PFI1/AI_START2	98	B9TU
PFI2/CONV*	97	B9TU
PFI3/G_SRC1	96	B9TU
PFI4/G_GATE1	95	B9TU
PFI5/UPDATE*	93	B9TU
PFI6/AO_START1	92	B9TU
PFI7/AI_START	91	B9TU
PFI8/G_SRC0	90	B9TU
PFI9/G_GATE0	89	B9TU
RD/WR*	65	IU
RESET*	61	IU
RTSI_BRD0	9	B9TU
RTSI_BRD1	10	B9TU
RTSI_BRD2	11	B9TU
RTSI_BRD3	12	B9TU
RTSI_OSC	18	B9TU
RTSI_TRIGGER0	2	B9TU
RTSI_TRIGGER1	3	B9TU
RTSI_TRIGGER2	4	B9TU

 Table C-1.
 DAQ-STC Pins in Alphabetical Order (Continued)

Pin Name	Pin Number	Buffer Type
RTSI_TRIGGER3	5	B9TU
RTSI_TRIGGER4	6	B9TU
RTSI_TRIGGER5	7	B9TU
RTSI_TRIGGER6	8	B9TU
SC_TC	86	O9TU
SCAN_IN_PROG	139	04TU
SEC_IRQ_OUT_BANK0	15	OD18U
SEC_IRQ_OUT_BANK1	16	OD18U
SHIFTIN*	143	O9TU
SI_TC	118	O4TU
SOC	134	IU
STATUS0	23	ID
STATUS1	24	ID
STATUS2	25	ID
STATUS3	26	ID
TEST_IN*	102	IU5
TEST_OUT	69	O9
TMRDACREQ	156	O9TU
TMRDACWR*	146	O4TU
UC_TC	106	O4TU
UPDATE*	144	O9TU
UPDATE2*	145	O9TU
VCC	1	_
VCC	20	_
VCC	40	_
VCC	81	_
VCC	100	_

Table C-1. DAQ-STC Pins in Alphabetical Order (Continued)

Pin Name	Pin Number	Buffer Type
VCC	120	_
VCC(ADDED)	60	_
VCC(ADDED)	140	_
WR/DS*	66	IU
WRITE_STROBE0	27	O4TU
WRITE_STROBE1	28	O4TU
WRITE_STROBE2	29	O4TU
WRITE_STROBE3	30	O4TU

<sup>&</sup>lt;sup>1</sup> These pins are pulled down on the first revision of the DAQ-STC, and pulled up on the later revisions. See Appendix D, *DAQ-STC Revision History*, for DAQ-STC revision information.

Table C-2. Summary of Buffer Types

Name	In/Out	Input Level	Output Level	Resistor (Nominal Value)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
B18TU	In/Out	TTL	CMOS 3 State	50 k Up	24	-13
B9TU	In/Out	TTL	CMOS 3 State	50 k Up	9	-5
OD18U	Out	_	Nch Open Drain	50 k Up	24	0
O9TU	Out	_	CMOS 3 State	50 k Up	9	-5
O9	Out	_	CMOS	_	9	-5
O4TU	Out	_	CMOS 3 State	50 k Up	4.5	-2.5
ID	In	TTL	_	50 k Down	_	_
IS	In	TTL Schmitt	_	_	_	_
IU	In	TTL	_	50 k Up	_	_
IU5	In	TTL	_	5 k Up	_	_

#### Note

#### Note Pull-up/pull-down resistance values are as follows:

	Resistance (kΩ)			
Nominal Value	Minimum	Typical	Maximum	
50 kΩ	17	38	100	
5 kΩ	2.9	5	13	



# **DAQ-STC Revision History**

This appendix lists the differences between the first two revisions of the DAQ-STC and identifies those boards containing the first revision of the DAQ-STC.

The first revision of the DAQ-STC is packaged in a 160-pin quad flat pack (QFP). It was revised to use a smaller, lower profile 160-pin LQFP package for PCMCIA applications. At that time, three circuit modifications were made, two of which may affect user applications and one which reduced board cost.

- The analog output section now supports hardware and software gating.
- The up/down pin for each general purpose counter/time is now pulled up instead of pulled down.
- The dat bus is latched during a read from the general purpose counter/timer hardware save registers, which removes the need for an external latch.

All but the earliest shipments of the first and second revision DAQ-STCs contain a part number printed on the chip package. The first revision of the DAQ-STC contains the number 702088-01. The second revision contains the number 690286-01.

The following table lists the products that used the first revision of the DAQ-STC. It includes product name and latest PWB revision. A PWB with an earlier revision than listed, such as A instead of B, also uses the first revision of the DAQ-STC. The PWB revision is printed on the back side of each board. It is not the same as the CCA number typically printed on a label and located on the front of the board.

Product Name	PWB Number
AT-MIO-16E-1	183020B-01
AT-MIO-16E-2	182412D-01
AT-MIO-64E-10	182642B-01
AT-MIO-16DE-10	182637C-01
AT-MIO-16XE-50	182542C-01
PCI-MIO-16XE-50	183118C-01
DAQPad-MIO-16XE-50	182951A-01

Product Name	PWB Number
NEC-MIO-16E-4	182397C-01
NEC-AI-16E-4	182397C-01
NEC-MIO-16XE-50	182832A-01
NEC-AI-16XE-50	182832A-01
SB-MIO-16E-4	182467C-01
VXI-MIO-64E-1	183006C-01
VXI-MIO-64XE-10	183392B-01



## **Customer Communication**

For your convenience, this appendix contains forms to help you gather the information necessary to help us solve your technical problems and a form you can use to comment on the product documentation. When you contact us, we need the information on the Technical Support Form and the configuration form, if your manual contains one, about your system configuration to answer your questions as quickly as possible.

National Instruments has technical assistance through electronic, fax, and telephone systems to quickly provide the information you need. Our electronic services include a bulletin board service, an FTP site, a fax-on-demand system, and e-mail support. If you have a hardware or software problem, first try the electronic support systems. If the information available on these systems does not answer your questions, we offer fax and telephone support through our technical support centers, which are staffed by applications engineers.

#### **Electronic Services**

#### **Bulletin Board Support**

National Instruments has BBS and FTP sites dedicated for 24-hour support with a collection of files and documents to answer most common customer questions. From these sites, you can also download the latest instrument drivers, updates, and example programs. For recorded instructions on how to use the bulletin board and FTP services and for BBS automated information, call 512 795 6990. You can access these services at:

United States: 512 794 5422

Up to 14,400 baud, 8 data bits, 1 stop bit, no parity

United Kingdom: 01635 551422

Up to 9,600 baud, 8 data bits, 1 stop bit, no parity

France: 01 48 65 15 59

Up to 9,600 baud, 8 data bits, 1 stop bit, no parity

### **FTP Support**

To access our FTP site, log on to our Internet host, ftp.natinst.com, as anonymous and use your Internet address, such as joesmith@anywhere.com, as your password. The support files and documents are located in the /support directories.

#### **Fax-on-Demand Support**

Fax-on-Demand is a 24-hour information retrieval system containing a library of documents on a wide range of technical information. You can access Fax-on-Demand from a touch-tone telephone at 512 418 1111.

#### E-Mail Support (Currently USA Only)

You can submit technical support questions to the applications engineering team through e-mail at the Internet address listed below. Remember to include your name, address, and phone number so we can contact you with solutions and suggestions.

support@natinst.com

### **Telephone and Fax Support**

National Instruments has branch offices all over the world. Use the list below to find the technical support number for your country. If there is no National Instruments office in your country, contact the source from which you purchased your software to obtain support.

Country	Telephone	Fax
Australia	03 9879 5166	03 9879 6277
Austria	0662 45 79 90 0	0662 45 79 90 19
Belgium	02 757 00 20	02 757 03 11
Brazil	011 288 3336	011 288 8528
Canada (Ontario)	905 785 0085	905 785 0086
Canada (Québec)	514 694 8521	514 694 4399
Denmark	45 76 26 00	45 76 26 02
Finland	09 725 725 11	09 725 725 55
France	01 48 14 24 24	01 48 14 24 14
Germany	089 741 31 30	089 714 60 35
Hong Kong	2645 3186	2686 8505
Israel	03 6120092	03 6120095
Italy	02 413091	02 41309215
Japan	03 5472 2970	03 5472 2977
Korea	02 596 7456	02 596 7455
Mexico	5 520 2635	5 520 3282
Netherlands	0348 433466	0348 430673
Norway	32 84 84 00	32 84 86 00
Singapore	2265886	2265887
Spain	91 640 0085	91 640 0533
Sweden	08 730 49 70	08 730 43 70
Switzerland	056 200 51 51	056 200 51 55
Taiwan	02 377 1200	02 737 4644
United Kingdom	01635 523545	01635 523154
United States	512 795 8248	512 794 5678

## **Technical Support Form**

Photocopy this form and update it each time you make changes to your software or hardware, and use the completed copy of this form as a reference for your current configuration. Completing this form accurately before contacting National Instruments for technical support helps our applications engineers answer your questions more efficiently.

If you are using any National Instruments hardware or software products related to this problem, include the configuration forms from their user manuals. Include additional pages if necessary. Company Fax ( \_\_\_ ) \_\_\_\_\_Phone ( \_\_\_ ) \_\_\_\_\_ Computer brand Model Processor Operating system (include version number) Clock speed \_\_\_\_\_MHz RAM \_\_\_\_MB Display adapter \_\_\_\_\_ Mouse \_\_\_yes \_\_\_no Other adapters installed \_\_\_\_\_ Hard disk capacity \_\_\_\_\_MB Brand\_\_\_\_ Instruments used \_\_\_\_\_ National Instruments hardware product model Revision Configuration \_\_\_\_\_ National Instruments software product \_\_\_\_\_\_ Version \_\_\_\_\_ Configuration \_\_\_\_\_ The problem is: List any error messages: The following steps reproduce the problem:

## **DAQ-STC Hardware and Software Configuration Form**

Record the settings and revisions of your hardware and software on the line to the right of each item. Complete a new copy of this form each time you revise your software or hardware configuration, and use this form as a reference for your current configuration. Completing this form accurately before contacting National Instruments for technical support helps our applications engineers answer your questions more efficiently.

#### **National Instruments Products**

DAQ hardware revision
Interrupt level of hardware
DMA channels of hardware
Base I/O address of hardware
Programming choice
HiQ, NI-DAQ, LabVIEW, or LabWindows version
Other boards in system
Base I/O address of other boards
DMA channels of other boards
Interrupt level of other boards
Other Products
Computer make and model
Microprocessor
Clock frequency or speed
Type of video board installed
Operating system version
Operating system mode
Programming language
Programming language version
Other boards in system
Base I/O address of other boards
DMA channels of other boards
Interrupt level of other boards

### **Documentation Comment Form**

Austin, Texas 78730-5039

Title:

National Instruments encourages you to comment on the documentation supplied with our products. This information helps us provide quality products to meet your needs.

DAQ-STC<sup>™</sup> Technical Reference Manual

**Edition Date:** January 1999 Part Number: 340934B-01 Please comment on the completeness, clarity, and organization of the manual. If you find errors in the manual, please record the page numbers and describe the errors. Thank you for your help. Name \_\_\_\_\_ Title \_\_\_\_\_ Company \_\_\_\_\_ Address E-Mail Address Phone ( \_\_\_ ) \_\_\_\_\_ Fax ( \_\_\_ ) \_\_\_\_ **Mail to:** Technical Publications Fax to: **Technical Publications** National Instruments Corporation National Instruments Corporation 512 794 5678 6504 Bridge Point Parkway

# **Glossary**

Prefix	Meaning	Value
p-	pico	10-12
n-	nano-	10-9
μ-	micro-	10-6
m-	milli-	10-3
k-	kilo-	103
M-	mega-	106
G-	giga-	109

### **Symbol**

 $\Sigma$  indicates the end of a sequence

 $\Omega$  ohms

A

A<1..7> address signal, channels 1 through 7

A/D analog-to-digital

ADC A/D converter

ADFEF AI data FIFO empty flag

ADFFF AI data FIFO full flag

ADFHF AI data FIFO empty flag

ADFREQ AI data FIFO half-full flag

ADR\_START1 internal START1 signal without Master/Slave synchronization

ADR\_START2 START2 signal without master/slave synchronization

AD\_START output version of START signal

AD\_START1 output version of START1 signal

AD\_VSTART2 output version of START2 signal

AI analog input

AIERROR AI error signal

AIFEF AI data FIFO empty flag

AIFFF AI data FIFO full flag

AIFHF AI data FIFO half-full flag

AIFIFOREQ AI FIFO request signal

AIFREQ AI data FIFO request

AITM analog input timing/control module

AI\_FIFO\_SHIFTIN data FIFO write clock signal

AI IN TIMEBASE1 internal timebase signal for the analog input module

AI\_OUT\_TIMEBASE AI output timebase signal

AI ST1 internal analog input signal START1

AI\_ST2 internal analog input signal START1

AI\_STOP\_IN dedicated stop input signal

AI STOP OUT dedicated stop output signal

AI\_TB1 internal analog input signal AI\_IN\_TIMEBASE1

ANALOG\_TRIG\_DRIVE analog trigger drive signal

ANALOG\_TRIG\_IN\_HI analog trigger input high voltage reference

ANALOG\_TRIG\_IN\_LO analog input trigger low voltage reference

AO analog output

AO START1 AO start signal

AO UPDATE AO update signal

AOFEF AO FIFO empty flag

AOFFF AO FIFO full flag

AOFFRT data FIFO retransmit

AOFHF AO FIFO half-full flag

AOFREQ data FIFO request signal

AOTM analog output timing/control module

AO\_ADDR<0..3> AO address signal, channels 0 through 3

AO\_END1 end on UC\_TC signal

AO\_END2 end on BC\_TC signal

AO\_IN\_TIMEBASE1 internal timebase for analog output module

AO\_OUT\_TIMEBASE AO output clock signal

AO\_TB1 AO timebase 1 signal

ASIC application-specific integrated circuit

В

BC 24-bit buffer repetition counter

BC\_CE BC count enable signal

BC\_CLK BC clock signal

BCD binary coded decimal

BC\_DISARM BC disarm signal

BC\_HOLD BC hold signal

BC\_LOAD BC load signal

BC\_LOAD\_SRC BC load source signal

BC\_TC buffer repetition counter TC signal

BC\_SRC BC source signal

C

CHADDR 4-bit channel address counter

CHRDY\_IN board-level channel ready signal

CHRDY\_OUT channel ready output signal

CONVERT\* ADC conversion strobe signal

CPU central processing unit

CPUDACREQ CPU request for access to the DAC

CPUDACWR CPU write to the DAC

CS chip select signal

CTRGATE general purpose counter gate signal

CTRL<0..7> control signal, channels 0 through 7

CTROUT counter output signal

CTRSRC general purpose counter source signal

D

D<0..15> bidirectional tri-state data bus signals

D/A digital-to-analog

DAC D/A converter

DACUPDN DAC update signal

DACWR<0..1> DAC write strobe 0 through 1

DAQ data acquisition

DAQ-STC data acquisition timing controller

DA\_ST1ED output version of START1

DA\_START1 start 1 signal without master/slave sync

DC direct current

DIO digital I/O

DIO<0..7> digital lines 0 through 7

DIO0/SDOUT digital I/O 0 serial data output signal

DIO4/SDIN digital I/O 4 serial data input signal

DIV 16-bit divide-down counter

DIV\_CE DIV clock enable signal

DIV\_CLK DIV clock signal

DIV\_LOAD DIV load signal

DIV\_TC DIV counter TC signal

DMA direct memory access

Ε

EOC end of conversion signal

ETS equivalent time sampling

EXTMUX\_CLK external multiplexer clock signal

EXTSTROBE external strobe signal

EXTSTROBE/SDCLK external strobe serial data clock signal

EXT\_CLK external clock signal

EXT\_DIVTC external DIV\_TC signal

EXT\_GATE external gate signal

EXT\_GATE2 secondary external gate signal

F

F Farad

FIFO first-in-first-out

FOUT frequency output signal

FSCLK fast sample clock/fast update clock signal

FSC\_SRC fast edge of SC source

FSK frequency shift keying

G

G0\_TC G\_TC signal from general purpose counter 0

GHOST ghost input signal

GND ground

GOUT0 G\_OUT signal from general-purpose counter 0

GOUT1 G\_OUT signal from general-purpose counter 1

GPCT general purpose counter/timer module

G\_CONTROL GPCT counter control signal

G\_GATE GPCT gate input signal

G\_IN\_TIMEBASE1 internal timebase for GPCT module

G\_OUT GPCT output signal

G\_TB1 internal signal G\_IN\_TIMEBASE1

G TC GPCT counter TC signal

G\_UP\_DOWN GPCT up/down control input signal

G\_UP\_DOWN0 dedicated up/down control for the GPCTs

G\_UP\_DOWN1 dedicated up/down control for the GPCTs

Н

HW hardware

Hz Hertz

ICM interrupt control module

ID TTL input pin, pull down (50 k $\Omega$ )

II input clamp voltage

IL input leakage current

INTEL/MOTO Intel/Motorola bus interface selection signal

INTERRUPT interrupt signal

INTERRUPT.G\_OUT GPCT counter T related signal

INT\_SCLK\_SEL internal update indicator signal

IN\_TIMEBASE2 slow internal timebase signal

I/O input/output

I<sub>oh</sub> high-level output current

 $I_{ol}$  low-level output current

IRQ\_IN<0..1> individually programmable polarity general-purpose interrupt input

signal

IRQ OUT<0..7> programmable polarity interrupt output signal

ISA Industry Standard Architecture

ISR interrupt service program

#### L

LDAC<0..1> DAC load 0 through 1

LOCALMUX\_CLK\* configuration FIFI advance clock signal

LOCALMUX\_FFRT\* configuration FIFO retransmit signal

LSB least significant bit

## M

MAX maximum

MB megabytes of memory

MHz megahertz

MIN minimum

MIO multifunction input/output

MISB Multiple Iterations of a Single Buffer

MSB most significant bit

Mux multiplexer

MUXFEF configuration FIFO empty flag signal

## 0

OSC oscillator source signal

OUTBRD\_OSC oscillator source signal for output to the board

OUT\_CLK AI\_OUT\_TIMEBASE signal

## P

PFI programmable function input

PFI<0..9> programmable function input signals 0 through 9

PFI0/AI\_START1 PFI0/START1 trigger from analog input

PFI1/AI\_START2 PFI1/START2 trigger from analog input

PFI2/CONV PFI2/ADC conversion strobe from analog input

PFI3/G\_SRC1 PFI3/general-purpose counter 1 source

PFI4/G\_GATE1 PFI4/general-purpose counter 1 gate

PFI5/UPDATE PFI5/primary update from analog output

PFI6/AO\_START1 PFI6/START1 trigger from analog output

PFI7/AI\_START PFI7/START trigger from analog input

PFI8/G SRC0 PFI8/general-purpose counter 0 source

PFI9/G\_GATE0 PFI9/general-purpose counter 0 gate

POLARITY active or true state of a signal, i.e. active- high or active-low

R

RD/WR in Intel mode, a read bus signal

in Motorola mode a read/write input signal

RESET active low signal that resets the DAQ-STC during initialization

RGOUTO a RTSI source selection from the I/O pins

RMA Return Manual Authorization

RTM RTSI trigger module

RTSI Real-Time System Integration

RTSI\_BRD<0..3> RTSI board interface signal, channels 0 through 3

RTSI\_OSC RTSI oscillator source signal

RTSI\_TRIGGER<0..6> RTSI trigger signal, channels 0 through 6

S

s seconds

S samples

SC scan counter

SCAN\_IN\_PROG scan in progress signal

SCKG internal sample clock signal

SCLK internal update signal

SCLKG internal sample clock signal

SC\_CE SC count enable signal

SC\_CLK SC clock signal

SC\_GATE SC counter gate signal

SC\_HOLD SC hold signal

SC\_LOAD SC load signal

SC\_LOAD\_SRC SC load source signal

SC\_SRC SC source signal

SC\_START1 START1 signal synchronized to SC\_RC

SC TC SC counter TC signal

SCXI Signal Conditioning eXtensions for Instrumentation

SEC\_IRQ\_OUT\_BANK0 secondary interrupt output for interrupt group A

SEC\_IRQ\_OUT\_BANK1 secondary interrupt output for interrupt group B

SEL<0..4> select signal, channels 0 through 4

SHIFTIN data shift pulse signal

SI 24-bit scan interval counter

SI2 16-bit scan interval counter

SI2\_CE SI2 count enable signal

SI2\_CLK SI2 clock signal

SI2\_LOAD SI2 load signal

SI2\_LOAD\_SRC SI2 load source signal

SI2\_SRC SI2 source signal

SI2\_TC SI2 counter TC signal

SI\_CE SI count enable signal

SI\_CLK SI clock signal

SI\_DISARM SI disarm signal

SI\_HOLD SI hold signal

SI\_LOAD SI load signal

SI\_LOAD\_SRC SI load source signal

SI\_SRC SI source signal

SI\_START1 START1 synchronized to SI\_SRC signal

SI\_TC SI counter TC signal

SOC start of conversion signal

START start scan signal

START1 start trigger signal

START2 stop trigger used by the SC counter in the pretrigger mode

STATUS<0..3> status signal, channels 0 through 3

STOP stop scan signal that terminates the buffer in progress

STST\_GATE start/stop gate signal

SW software

T

TC terminal count

Ta ambient temperature

TC terminal count signal

TEST\_IN\* test input signal

TEST\_OUT test output signal

TTL transistor-transistor logic

typ typical

U

UC 24-bit update counter

UC update counter

UC\_CE UC count enable signal

UC\_CLK UC clock signal

UC\_HOLD UC hold signal

UC\_LOAD UC load signal

UC\_TC UC terminal count signal

UI update interval signal

UI2 secondary update interval counter

UI2\_CE UI2 count enable signal t

UI2\_CLK UI2 clock signal and the UI2 control logic

UI2\_LOAD UI2 load signal

UI2\_LOAD\_SRC UI2 load source signal

UI2\_SRC UI2 source

UI2\_TC secondary update interval terminal count signal

UI\_CE UI count enable signal

UI\_CLK UI clock signal

UI\_DISARM UI disarm signal

UI\_LOAD UI load signal

UI\_SRC UI source

UI\_TC UI counter terminal count signal

UPDATE update clock signal

UPDATE2 secondary update signal

V

V volt

V<sub>dd</sub> power supply voltage

V<sub>i</sub> voltage in

V<sub>o</sub> voltage out

W

WR/DS in Intel mode, a write cycle signal

in Motorola mode, a read cycle signal

WRITE\_STROBE<0..3> general-purpose write strobe signal, channels 0 through 3

# Index

A	AI_DIV_Arm bit, 2-52
A<17> signal (table), 9-2	AI_DIV_Armed_St bit, 2-53
absolute maximum ratings specifications, A-2	AI_DIV_Load_A bit, 2-53
acquisition-level timing and control functions,	AI_DIV_Load bit, 2-53
2-14 to 2-16	AI_DIV_Q_St bit, 2-53
continuous acquisition mode, 2-15	AI_DIV_Save_Value bit, 2-53
master/slave trigger, 2-16	AI_End_On_End_Of_Scan bit, 2-53
posttrigger acquisition mode, 2-14	AI_End_On_SC_TC bit, 2-54
pretrigger acquisition mode, 2-14 to 2-15	AI_EOC_Polarity bit, 2-54
staged acquisition, 2-16	AI_EOC_St bit, 2-54
AD_START signal (table), 2-113	AI_Error_Interrupt_Ack bit, 2-54
AD_START1 signal (table), 2-113	AI_Error_Interrupt_Enable bit, 2-54
AD_VSTART2 signal (table), 2-113	AI_Error_Second_Irq_Enable bit, 2-54
ADC control, 2-7	AI_External_Gate_Mode bit, 2-55
ADR_START1 signal (table), 2-113	AI_External_Gate_Polarity bit
ADR_START2 signal (table), 2-113	description, 2-55
AI_AIFREQ_Polarity bit, 2-48	software gate operation, 2-31
AI_Analog_Trigger_Reset bit, 2-48	AI_External_Gate_Select bit
AI_Arming function, 2-41	description, 2-55
AI_Board_Environmentalize function, 2-29	software gate operation, 2-31
AI_Board_Personalize function, 2-27	AI_External_Gate_St bit, 2-55
AI_Config_Memory_Empty_St bit, 2-49	AI_External_MUX_Present bit, 2-56
AI_Configuration_End bit, 2-49	AI_EXTMUX_CLK_Output_Select bit, 2-56
AI_Configuration_Start bit, 2-49	AI_EXTMUX_CLK_Pulse bit, 2-56
AI_Continuous bit, 2-49	AI_EXTMUX_CLK_Pulse_Width bit, 2-56
AI_CONVERT_Original_Pulse bit, 2-50	AI_FIFO_Empty_St bit, 2-57
AI_CONVERT_Output_Select bit, 2-50	AI_FIFO_Flags_Polarity bit, 2-57
AI_CONVERT_Pulse bit, 2-50	AI_FIFO_Full_St bit, 2-57
AI_CONVERT_Pulse_Timebase bit, 2-50	AI_FIFO_Half_Full_St bit, 2-57
AI_CONVERT_Pulse_Width bit, 2-51	AI_FIFO_Interrupt_Enable bit, 2-58
AI_CONVERT_Signal function, 2-38 to 2-40	AI_FIFO_Mode bit, 2-58
AI_CONVERT_Source_Polarity bit, 2-51	AI_FIFO_Request_St bit, 2-58
AI_CONVERT_Source_Select bit, 2-51	AI_FIFO_Second_Irq_Enable bit, 2-59
AI_Delay_START bit, 2-52	AI_FIFO_SHIFTIN signal
AI_Delayed_START bit, 2-51	description (table), 2-19
AI_Delayed_START2 bit, 2-52	simplified analog input model, 2-5 to 2-6
AI_Disarm bit, 2-52	AI_Hardware_Gating function, 2-30 to 2-31

AI\_IN\_TIMEBASE1 signal (table), 2-113 AI\_Initialize\_Configuration\_Memory\_Output function, 2-28 to 2-29 AI\_Interrupt\_Enable function, 2-40 to 2-41 AI Last Shiftin St bit, 2-59 AI LOCALMUX CLK Output Select bit, 2-59

AI\_LOCALMUX\_CLK\_Pulse bit, 2-59 AI\_LOCALMUX\_CLK\_Pulse\_Width bit, 2-59 to 2-60

AI\_Number\_Of\_Scans function, 2-33 to 2-34 AI\_OUT\_TIMEBASE signal (table), 2-114

AI Output Divide By 2 bit, 2-60

AI\_Overflow\_St bit, 2-60 AI\_Overrun\_Mode bit, 2-60 AI Overrun St bit, 2-60 AI\_Pre\_Trigger bit, 2-61

AI\_Reset\_All function, 2-26 to 2-27

AI Reset bit, 2-61 AI\_SC\_Arm bit, 2-62 AI\_SC\_Armed\_St bit, 2-62 AI\_SC\_Gate\_Enable bit, 2-62 AI\_SC\_Gate\_St bit, 2-62

AI\_SC\_Initial\_Load\_Source bit, 2-63

AI SC Load A bit, 2-63 AI\_SC\_Load\_B bit, 2-63 AI\_SC\_Load bit, 2-63

AI SC Next Load Source St bit, 2-63

AI SC O St bit, 2-64

AI\_SC\_Reload\_Mode bit, 2-64

AI SC Save St bit, 2-64 AI\_SC\_Save\_Trace bit, 2-64 AI\_SC\_Save\_Value bit, 2-64

AI SC Switch Load On TC bit, 2-65

AI\_SC\_TC\_Error\_Confirm bit, 2-65 AI\_SC\_TC\_Error\_St bit, 2-65

AI SC TC Interrupt Ack bit, 2-65

AI\_SC\_TC\_Interrupt\_Enable bit, 2-65

AI\_SC\_TC\_Output\_Select bit, 2-66

AI SC TC Pulse bit, 2-66

AI\_SC\_TC\_Second\_Irq\_Enable bit, 2-66

AI\_SC\_TC\_St bit, 2-66

AI\_SC\_Write\_Switch bit, 2-66

AI Scan\_End function, 2-37 to 2-38

AI SCAN IN PROG Output Select bit, 2-61

AI SCAN IN PROG Pulse bit, 2-62

AI\_Scan\_In\_Progress\_St bit, 2-61 AI Scan Start function

> analog input programming, 2-34 to 2-37 single scan programming, 2-42 to 2-43

AI SHIFTIN Polarity bit, 2-67 AI\_SHIFTIN\_Pulse\_Width bit, 2-67

AI\_SI\_Armed\_St bit, 2-67

AI SI Count Enabled St bit, 2-67 AI\_SI\_Initial\_Load\_Source bit, 2-68

AI\_SI\_Load\_A bit, 2-68 AI SI Load B bit, 2-68 AI\_SI\_Load bit, 2-68

AI\_SI\_Next\_Load\_Source\_St bit, 2-68

AI SI Q St bit, 2-69

AI SI\_Reload\_Mode bit, 2-69 AI\_SI\_Save\_Value bit, 2-69 AI SI Source Polarity bit, 2-69 AI\_SI\_Source\_Select bit, 2-70

AI\_SI\_Special\_Trigger\_Delay bit, 2-70 AI\_SI\_Switch\_Load\_On\_SC\_TC bit, 2-70 AI\_SI\_Switch\_Load\_On\_Stop bit, 2-70 AI\_SI\_Switch\_Load\_On\_TC bit, 2-70

AI SI Write Switch bit, 2-71

AI\_SI2\_Arm bit, 2-71 AI\_SI2\_Armed\_St bit, 2-71

AI SI2 Initial Load Source bit, 2-71

AI SI2 Load A bit, 2-71 AI\_SI2\_Load\_B bit, 2-72 AI SI2 Load bit, 2-71

AI SI2 Next Load Source St bit, 2-72

AI\_SI2\_Q\_St bit, 2-72

AI SI2 Reload Mode bit, 2-72 AI SI2 Save Value bit, 2-72 AI SI2 Source Select bit, 2-73 AI SOC Polarity bit, 2-73

AI_SOC_St bit, 2-73	AI_STOP_Interrupt_Enable bit, 2-81
AI_Software_Gate bit, 2-73	AI_STOP_OUT signal (table), 2-20
AI_Source_Divide_By_2 bit, 2-73	AI_STOP_Polarity bit, 2-81
AI_Staged_ISR function, 2-44 to 2-45	AI_STOP_Pulse bit, 2-81
AI_START_Edge bit, 2-74	AI_STOP_Second_Irq_Enable bit, 2-82
AI_START_Interrupt_Ack bit, 2-74	AI_STOP_Select bit, 2-82
AI_START_Interrupt_Enable bit, 2-74	AI_STOP_St bit, 2-82
AI_START_Output_Select bit, 2-74	AI_STOP_Sync bit, 2-83
AI_START_Polarity bit, 2-74	AI_Trigger_Length bit, 2-83
AI_START_Pulse bit, 2-75	AI_Trigger_Once bit, 2-83
AI_START_Second_Irq_Enable bit, 2-75	AI_Trigger_Signals function, 2-32 to 2-33
AI_START_Select bit, 2-75	AIERROR signal (table), 2-113
AI_START_St bit, 2-75	AIFEF* signal
AI_Start_Stop bit, 2-76	data FIFO control, 2-7
AI_Start_Stop_Gate_Enable bit, 2-76	data FIFO timing, 2-88
AI_Start_Stop_Gate_St bit, 2-76	description (table), 2-19
AI_START_Sync bit, 2-76	AIFFF* signal
AI_Start_The_Acquisition function,	data FIFO control, 2-7
2-41 to 2-42	data FIFO timing, 2-88
AI_START1_Disable bit, 2-76	description (table), 2-19
AI_START1_Edge bit, 2-77	AIFHF* signal
AI_START1_Interrupt_Ack bit, 2-77	data FIFO control, 2-7
AI_START1_Interrupt_Enable bit, 2-77	data FIFO timing, 2-88
AI_START1_Polarity bit, 2-77	description (table), 2-19
AI_START1_Pulse bit, 2-77	AIFIFOREQ signal (table), 2-113
AI_START1_Second_Irq_Enable bit, 2-78	AIFREQ signal
AI_START1_Select bit, 2-78	data FIFO timing, 2-88
AI_START1_St bit, 2-78	description (table), 2-20
AI_START1_Sync bit, 2-78	simplified analog input model, 2-5 to 2-6
AI_START2_Edge bit, 2-79	AITM. See analog input timing/control
AI_START2_Interrupt_Ack bit, 2-79	module.
AI_START2_Interrupt_Enable bit, 2-79	analog input application, 1-2 to 1-3
AI_START2_Interrupt_Polarity bit, 2-79	analog input functions, 2-1 to 2-18
AI_START2_Interrupt_Pulse bit, 2-79	acquisition-level timing and control,
AI_START2_Second_Irq_Enable bit, 2-80	2-14 to 2-16
AI_START2_Select bit, 2-80	continuous acquisition mode, 2-15
AI_START2_St bit, 2-80	master/slave trigger, 2-16
AI_START2_Sync bit, 2-80	posttrigger acquisition mode, 2-14
AI_STOP_Edge bit, 2-81	pretrigger acquisition mode,
AI_STOP_IN signal (table), 2-20	2-14 to 2-15
AI_STOP_Interrupt_Ack bit, 2-81	staged acquisition, 2-16

gating, 2-16 to 2-18	nominal signal pulsewidths, 2-133
free-run gating mode, 2-17	overflow error, 2-132
halt-gating mode, 2-17 to 2-18	overview, 2-1
low-level timing and control, 2-6 to 2-11	pin locator interface (table), 2-19 to 2-23
ADC control, 2-7	programming information, 2-24 to 2-83
configuration FIFO and external	arming, 2-41
multiplexer control, 2-7 to 2-9	bitfield descriptions, 2-48 to 2-83
CONVERT timing, 2-9 to 2-11	board environment setup,
Data FIFO control, 2-7	2-29 to 2-30
scan-level timing and control,	board power-up initialization,
2-11 to 2-13	2-27 to 2-28
external START mode, 2-12 to 2-13	changing scan rate during
internal START mode, 2-11 to 2-12	acquisition, 2-43 to 2-44
single-wire mode, 2-18	convert signal, 2-38 to 2-40
analog input timing/control module,	enable interrupts, 2-40 to 2-41
2-1 to 2-133	end of scan, 2-37 to 2-38
block diagram, 2-112	FIFO request, 2-30
counter outputs, 2-105 to 2-106	hardware gate programming,
DIV_TC, 2-106	2-30 to 2-31
SC_TC, 2-105	initialize configuration memory
SI_TC, 2-105	output, 2-28 to 2-29
counters, 2-123 to 2-130	interrupts, 2-46 to 2-48
DIV control, 2-129 to 2-130	master/slave operation
DIV counter, 2-128	considerations, 2-45 to 2-46
SC control, 2-123 to 2-125	number of scans, 2-33
SC counter, 2-123	overview, 2-25 to 2-26
SI control, 2-126 to 2-127	register and bitfield
SI counter, 2-126	considerations, 2-24
SI2 control, 2-127 to 2-128	resetting, 2-26 to 2-27
SI2 counter, 2-127	sequence of functions for, 2-42
error detection, 2-132	single scan, 2-42 to 2-43
overflow error, 2-132	software gate operation, 2-31
overrun error, 2-132	staged acquisition, 2-44 to 2-45
SC_TC error, 2-132	start of scan, 2-34 to 2-37
external gating, 2-109 to 2-111	starting the acquisition, 2-41 to 2-42
features, 2-2 to 2-3	trigger signals, 2-32 to 2-33
internal signals and operation (table),	windowing registers, 2-25
2-113 to 2-119	simplified model, 2-4 to 2-6
interrupt control, 2-130 to 2-131	specifications, A-1
macro-level analog input timing,	
2-106 to 2-108	

timing diagrams, 2-84 to 2-111	single-buffer mode, 3-13
basic analog input timing,	waveform staging, 3-14 to 3-15
2-86 to 2-87	DAC interface, 3-8
configuration memory, 2-89 to 2-91	data interfaces, 3-8 to 3-11
CONVERT_SRC signal,	FIFO data interface, 3-8 to 3-10
2-84 to 2-85	serial link data interface, 3-10
data FIFOs, 2-88	unbuffered data interface, 3-11
external CONVERT source,	primary group analog output modes,
2-92 to 2-93	3-5 to 3-7
external triggers, 2-93 to 2-97	CPU-driven analog output, 3-6 to 3-7
maximum rate analog input,	DAQ-STC and CPU conflict, 3-7
2-91 to 2-92	DAQ-STC-driven analog output, 3-6
OUT_CLK signal, 2-85	secondary analog output, 3-16
SCAN_IN_PROG deassertion, 2-103	update timing for primary group,
signal definitions, 2-84 to 2-85	3-11 to 3-12
START trigger and	external UPDATE, 3-12
SCAN_IN_PROG assertion,	internal UPDATE, 3-11 to 3-12
2-100 to 2-103	analog output programming, 3-20 to 3-84
START1 and START2 triggers,	bitfield descriptions, 3-45 to 3-84
2-97 to 2-100	primary analog output operation,
STOP trigger, 2-103 to 2-104	3-20 to 3-32
trigger output, 2-97 to 2-104	arming, 3-30 to 3-31
trigger selection and conditioning,	board power-up initialization,
2-119 to 2-122	3-22 to 3-23
edge detection, 2-122	changing update rate, 3-34 to 3-35
EXT_GATE routing logic	channel select, 3-28
(figure), 2-121	enable interrupts, 3-30
PFI selectors (table), 2-121	FIFO mode, 3-29 to 3-30
START and STOP routing logic	interrupts, 3-35 to 3-37
(figure), 2-120	LDAC source and UPDATE
START1 and START2 routing logic (figure), 2-120	mode, 3-29
synchronization, 2-122	master/slave operation
•	considerations, 3-35
trigger signals, 2-122 to 2-123	number of buffers, 3-24 to 3-26
analog output application, 1-3 to 1-4	overview, 3-21
analog output functions, 3-5 to 3-16	resetting, 3-21 to 3-22
buffer timing and control for primary	sequence of functions, 3-31 to 3-32
analog output, 3-12 to 3-16 continuous mode, 3-13 to 3-14	starting the waveform, 3-30 to 3-31
master/slave trigger, 3-15 to 3-16	stop on error, 3-29
mute buffers, 3-15	trigger signals, 3-23 to 3-24
mute bullets, 3-13	update selection, 3-26 to 3-28

secondary analog output operation,	programming. See analog output
3-38 to 3-42	programming.
arming, 3-41	simplified model, 3-4 to 3-5
board power-up initialization, 3-39	specifications, A-1
changing update rate, 3-44 to 3-45	timing diagrams, 3-84 to 3-108
counting for waveform staging, 3-40	counter outputs, 3-107 to 3-108
hardware gate programming, 3-39	CPU-driven analog output
interrupts, 3-45	timing, 3-88
master/slave operation	DAQ-STC- and CPU-driven analog
considerations, 3-45	output timing, 3-90 to 3-92
overview, 3-38	DAQ-STC-driven analog output
resetting, 3-38	timing, 3-86 to 3-88
software gate operation, 3-40	decoded signal timing, 3-94 to 3-95
update selection, 3-40 to 3-41	external trigger timing,
waveform staging, 3-42 to 3-44	3-102 to 3-104
analog output timing/control module,	local buffer mode timing,
3-1 to 3-124	3-96 to 3-97
block diagram, 3-109	maximum update rate timing,
counters, 3-117 to 3-121	3-101 to 3-102
BC control, 3-120 to 3-121	secondary analog output timing, 3-93
BC counter, 3-120	signal definitions, 3-84 to 3-86
UC control, 3-119	trigger output, 3-104 to 3-107
UC counter, 3-118 to 3-119	unbuffered data interface timing,
UI control, 3-118	3-98 to 3-100
UI counter, 3-117	trigger selection and conditioning,
UI2 control, 3-121	3-114 to 3-116
UI2 counter, 3-121	edge detection, 3-116 EXT_GATE and EXT_GATE2
error detection, 3-122 to 3-123	routing logic (figure), 3-115
BC_TC error, 3-123	PFI selectors (table), 3-115 to 3-116
BC_TC trigger error, 3-123	START1 routing logic (figure), 3-115
overrun error, 3-122	synchronization, 3-116
UI2_TC error, 3-123	trigger signals, 3-116
features, 3-2 to 3-3	ANALOG_TRIG_DRIVE signal (table), 10-9
functions. See analog output functions.	ANALOG_TRIG_DRIVE signal (table), 10-9 ANALOG_TRIG_IN_HI signal (table), 10-9
internal signals and operation (table),	ANALOG_TRIG_IN_HI signal (table), 10-9 ANALOG_TRIG_IN_LO signal (table), 10-9
3-109 to 3-114	analog trigger circuit, 10-3 to 10-6
interrupt control, 3-122	
nominal signal pulsewidths, 3-124	high-hysteresis mode (figure), 10-5
output control, 3-123 to 3-124	high-window mode (figure), 10-4
overview, 3-1 to 3-2	low-hysteresis mode (figure), 10-6
pin interface (table), 3-16 to 3-20	low-window mode (figure), 10-4

middle-window mode (figure), 10-5 programming, 10-12

Analog\_Trigger\_Drive bit, 10-12

Analog\_Trigger\_Enable bit, 10-13

Analog\_Trigger\_Mode bit, 10-13

AO\_ADDR<0..3> signal

CPU-driven analog output, 3-6 to 3-7

CPU-driven analog output timing,

3-88 to 3-89

DAQ-STC-driven analog output, 3-6,

3-86 to 3-88

description (table), 3-16

local buffer mode timing, 3-97 to 3-97

simplified analog output model, 3-4

unbuffered data interface, 3-11

unbuffered data interface timing,

3-98 to 3-100

AO\_Analog\_Trigger\_Reset bit, 3-45

AO\_AOFREQ\_Enable bit, 3-46

AO\_AOFREQ\_Polarity bit, 3-46

AO\_Arming function, 3-30 to 3-31

AO\_BC\_Arm bit, 3-46

AO\_BC\_Armed\_St bit, 3-46

AO\_BC\_Gate\_Enable bit, 3-46

AO BC Gate St bit, 3-47

AO\_BC\_Initial\_Load\_Source bit, 3-47

AO\_BC\_Load\_A bit, 3-47

AO\_BC\_Load\_B bit, 3-47

AO BC Load bit, 3-47

AO\_BC\_Next\_Load\_Source bit, 3-48

AO BC Q St bit, 3-48

AO BC Reload Mode bit, 3-48

AO\_BC\_Save\_St bit, 3-48

AO\_BC\_Save\_Trace bit, 3-48

AO\_BC\_Save\_Value bit, 3-49

AO\_BC\_Source\_Select bit, 3-49

AO BC Switch Load On TC bit, 3-49

AO\_BC\_TC\_Error\_Confirm bit, 3-49

AO\_BC\_TC\_Error\_St bit, 3-49

AO BC TC Interrupt Ack bit, 3-50

AO\_BC\_TC\_Interrupt\_Enable bit, 3-50

AO\_BC\_TC\_Second\_Irq\_Enable bit, 3-50

AO\_BC\_TC\_St bit, 3-50

AO\_BC\_TC\_Trigger\_Error\_Confirm bit, 3-50

AO\_BC\_TC\_Trigger\_Error\_St bit, 3-51

AO\_BC\_Write\_Switch bit, 3-51

AO\_Board\_Personalize function, 3-23

AO\_Channels function, 3-28

AO\_Configuration\_End bit, 3-51

AO\_Configuration\_Start bit, 3-51

AO Continuous bit, 3-52

AO Counting function, 3-24 to 3-26

AO\_DAC*i*\_Update\_Mode bit, 3-52

AO\_Delayed\_START1 bit, 3-52

AO\_Disarm bit, 3-52

AO\_DMA\_PIO\_Control bit, 3-53

AO\_End\_On\_BC\_TC bit, 3-53

AO\_End\_On\_UC\_TC bit, 3-53

AO\_END1 signal (table), 3-109

AO\_END2 signal (table), 3-109

AO\_Error\_Interrupt\_Ack bit, 3-53

AO\_Error\_Interrupt\_Enable bit, 3-53

AO\_Error\_Second\_Irq\_Enable bit, 3-54

AO\_Errors\_To\_Stop\_On function, 3-29

AO\_External\_Gate\_Enable bit, 3-54

AO\_External\_Gate\_Polarity bit, 3-54

AO\_External\_Gate\_Select bit, 3-54

AO\_External\_Gate\_St bit, 3-55

AO\_Fast\_CPU bit, 3-55

AO\_FIFO\_Empty\_St bit, 3-55

AO\_FIFO\_Enable bit, 3-55

AO FIFO Flags Polarity bit, 3-56

AO FIFO Full St bit, 3-56

AO FIFO function, 3-30

AO FIFO Half Full St bit, 3-56

AO FIFO Interrupt Enable bit, 3-56

AO\_FIFO\_Mode bit, 3-57

AO FIFO Request St bit, 3-57

AO FIFO Retransmit Enable bit, 3-57

AO\_FIFO\_Second\_Irq\_Enable bit, 3-57

AO\_IN\_TIMEBASE signal (table), 3-110

AO\_Interrupt\_Install function, 3-30

AO\_Interval\_Buffer\_Mode bit, 3-58

AO\_LDAC\_Source\_And\_Update\_Mode function, 3-29

AO LDACi Source Select bit, 3-58

AO\_Multiple\_Channels bit, 3-58

AO\_Mute\_A bit, 3-58

AO\_Mute\_B bit, 3-59

AO Not An UPDATE bit, 3-59

AO\_Number\_Of\_Channels bit, 3-59

AO\_Number\_Of\_DAC\_Packages bit, 3-60

AO\_OUT\_TIMEBASE signal (table), 3-110

AO\_Output\_Divide\_By\_2 bit, 3-60

AO\_Overrun\_St bit, 3-60

AO\_Rate\_Change function, 3-34 to 3-35

AO\_Reset\_All function, 3-21 to 3-22

AO Reset bit, 3-60 to 3-61

AO\_Software\_Gate bit, 3-61

AO\_Source\_Divide\_By\_2 bit, 3-61

AO Start The Generation function, 3-31

AO\_START\_Edge bit, 3-61

AO\_START\_Interrupt\_Ack bit, 3-61

AO\_START\_Interrupt\_Enable bit, 3-62

AO\_START\_Polarity bit, 3-62

AO START Pulse bit, 3-62

AO\_START\_Second\_Irq\_Enable bit, 3-62

AO\_START\_Select bit, 3-62

AO\_START\_St bit, 3-63

AO START Stop Gate Enable bit, 3-63

AO\_START\_Stop\_Gate\_St bit, 3-63

AO\_START\_Sync bit, 3-63

AO\_START1\_Disable bit, 3-63

AO START1 Edge bit, 3-64

AO\_START1\_Interrupt\_Ack bit, 3-64

AO START1 Interrupt Enable bit, 3-64

AO\_START1\_Polarity bit, 3-64

AO\_START1\_Pulse bit, 3-64

AO\_START1\_Second\_Irq\_Enable bit, 3-65

AO\_START1\_Select bit, 3-65

AO\_START1\_St bit, 3-65

AO START1 Sync bit, 3-65

AO\_STOP\_Interrupt\_Ack bit, 3-65

AO\_STOP\_Interrupt\_Enable bit, 3-66

AO\_Stop\_On\_BC\_TC\_Error bit, 3-66

AO\_Stop\_On\_BC\_TC\_Trigger\_Error

bit, 3-66

AO\_Stop\_On\_Overrun\_Error bit, 3-66

AO\_STOP\_Second\_Irq\_Enable bit, 3-67

AO\_STOP\_St bit, 3-67

AO TMRDACWR Pulse Width bit, 3-67

AO\_TMRDACWRs\_In\_Progress\_St bit, 3-67

AO\_Trigger\_Length bit, 3-67

AO\_Trigger\_Once bit, 3-68

AO\_Triggering function, 3-23 to 3-24

AO\_UC\_Arm bit, 3-68

AO\_UC\_Armed\_St bit, 3-68

AO\_UC\_Initial\_Load\_Source bit, 3-68

AO UC Load A bit, 3-68

AO\_UC\_Load\_B bit, 3-69

AO\_UC\_Load bit, 3-68

AO UC Next Load Source St bit, 3-69

AO UC O St bit, 3-69

AO\_UC\_Save\_St bit, 3-69

AO\_UC\_Save\_Trace bit, 3-69

AO\_UC\_Save\_Value bit, 3-70

AO\_UC\_Switch\_Load\_Every\_BC\_TC

bit, 3-70

AO\_UC\_Switch\_Load\_Every\_TC bit, 3-70

AO\_UC\_Switch\_Load\_On\_BC\_TC bit, 3-70

AO\_UC\_Switch\_Load\_On\_TC bit, 3-70

AO UC TC Interrupt Ack bit, 3-70

AO UC TC Interrupt Enable bit, 3-71

AO\_UC\_TC\_Second\_Irq\_Enable bit, 3-71

AO UC TC St bit, 3-71

AO\_UC\_Write\_Switch bit, 3-71

AO\_UI\_Arm bit, 3-71

AO UI Armed St bit, 3-72

AO UI Count Enabled St bit, 3-72

AO UI Initial Load Source bit, 3-72

AO UI Load A bit, 3-72

AO UI Load B bit, 3-73

AO UI Load bit, 3-72

AO_UI_Next_Load_Source_St bit, 3-73	AO_UPDATE_Pulse bit, 3-82
AO_UI_Q_St bit, 3-73	AO_UPDATE_Pulse_Timebase bit, 3-83
AO_UI_Reload_Mode bit, 3-73	AO_UPDATE_Pulse_Width bit, 3-83
AO_UI_Save_Value bit, 3-74	AO_UPDATE_Second_Irq_Enable bit, 3-83
AO_UI_Source_Polarity bit, 3-74	AO_UPDATE_Source_Polarity bit, 3-83
AO_UI_Source_Select bit, 3-74	AO_UPDATE_Source_Select bit, 3-84
AO_UI_Switch_Load_On_BC_TC bit, 3-74	AO_UPDATE_St bit, 3-84
AO_UI_Switch_Load_On_Stop bit, 3-74	AO_UPDATE2_Original_Pulse bit, 3-80
AO_UI_Switch_Load_On_TC bit, 3-75	AO_UPDATE2_Output_Select bit, 3-80
AO_UI_Write_Switch bit, 3-75	AO_UPDATE2_Output_Toggle bit, 3-80
AO_UI2_Arm_Disarm bit, 3-75	AO_UPDATE2_Pulse bit, 3-80
AO_UI2_Armed_St bit, 3-75	AO_UPDATE2_Pulse_Timebase bit, 3-81
AO_UI2_Configuration_End bit, 3-75	AO_UPDATE2_Pulse_Width bit, 3-81
AO_UI2_Configuration_Start bit, 3-75	AO_Updating function, 3-26 to 3-28
AO_UI2_Count_Enabled_St bit, 3-76	AO2_Arming function, 3-40
AO_UI2_External_Gate_Enable bit, 3-76	AO2_Board_Personalize function, 3-39
AO_UI2_External_Gate_Polarity bit, 3-76	AO2_Counting function, 3-40
AO_UI2_External_Gate_Select bit, 3-76	AO2_Hardware_Gating function, 3-39
AO_UI2_Gate_St bit, 3-76	AO2_Rate_Change function, 3-44 to 3-45
AO_UI2_Initial_Load_Source bit, 3-76	AO2_Reset_All function, 3-38
AO_UI2_Load_A bit, 3-77	AOFEF* signal
AO_UI2_Load_B bit, 3-77	DAQ-STC-driven analog output timing
AO_UI2_Load bit, 3-77	3-86 to 3-88
AO_UI2_Next_Load_Source_St bit, 3-77	description (table), 3-16
AO_UI2_Reload_Mode bit, 3-77	FIFO data interface, 3-9
AO_UI2_Save_Value bit, 3-77	local buffer mode, 3-9 to 3-10
AO_UI2_Software_Gate bit, 3-78	local buffer mode timing, 3-96 to 3-97
AO_UI2_Source_Polarity bit, 3-78	serial link data interface, 3-10
AO_UI2_Source_Select bit, 3-78	simplified analog output model, 3-5
AO_UI2_Switch_Load_Next_TC bit, 3-78	unbuffered data interface, 3-11
AO_UI2_TC_Error_Confirm bit, 3-78	unbuffered data interface timing,
AO_UI2_TC_Error_St bit, 3-79	3-98 to 3-100
AO_UI2_TC_Interrupt_Ack bit, 3-79	AOFFF* signal
AO_UI2_TC_Interrupt_Enable bit, 3-79	DAQ-STC-driven analog output
AO_UI2_TC_Second_Irq_Enable bit, 3-79	timing, 3-86
AO_UI2_TC_St bit, 3-79	description (table), 3-17
AO_UPDATE_Interrupt_Ack bit, 3-81	simplified analog output model, 3-5
AO_UPDATE_Interrupt_Enable bit, 3-81	AOFFRT* signal
AO_UPDATE_Original_Pulse bit, 3-82	description (table), 3-17
AO UPDATE Output Select bit, 3-82	local buffer mode, 3-9 to 3-10

local buffer mode timing, 3-96 to 3-97	BC_TC trigger error, 3-123
simplified analog output model, 3-4	BD_ <i>i</i> _Pin_Dir bit, 5-7
AOFHF* signal	bitfield descriptions
DAQ-STC-driven analog output	analog input timing/control, 2-48 to 2-83
timing, 3-86	AI_AIFREQ_Polarity, 2-48
description (table), 3-17	AI_Analog_Trigger_Reset, 2-48
simplified analog output model, 3-5	AI_Config_Memory_Empty_St,
AOFREQ signal	2-49
DAQ-STC-driven analog output	AI_Configuration_End, 2-49
timing, 3-86	AI_Configuration_Start, 2-49
description (table), 3-17	AI_Continuous, 2-49
FIFO data interface, 3-8 to 3-9	AI_CONVERT_Original_Pulse,
simplified analog output model, 3-5	2-50
AOTM. See analog output timing/control	AI_CONVERT_Output_Select, 2-50
module.	AI_CONVERT_Pulse, 2-50
arming	AI_CONVERT_Pulse_Timebase,
analog input counters, 2-41	2-50
general-purpose counter/timer	AI_CONVERT_Pulse_Width, 2-51
module, 4-18	AI_CONVERT_Source_Polarity,
primary analog output operation,	2-51
3-30 to 3-31	AI_CONVERT_Source_Select, 2-51
secondary analog output operation, 3-41	AI_Delay_START, 2-52
	AI_Delayed_START, 2-51
В	AI_Delayed_START2, 2-52
	AI_Disarm, 2-52
BC counter	AI_DIV_Arm, 2-52
control circuitry, 3-120 to 3-121	AI_DIV_Armed_St, 2-53
description, 3-120	AI_DIV_Load, 2-53
BC_CE signal (table), 3-110	AI_DIV_Load_A, 2-53
BC_CLK signal (table), 3-110	AI_DIV_Q_St, 2-53
BC_DISARM signal (table), 3-110	AI_DIV_Save_Value, 2-53
BC_HOLD signal (table), 3-110	AI_End_On_End_Of_Scan, 2-53
BC_LOAD signal (table), 3-110	AI_End_On_SC_TC, 2-54
BC_LOAD_SRC signal (table), 3-110	AI_EOC_Polarity, 2-54
BC_SRC signal (table), 3-110	AI_EOC_St, 2-54
BC_TC error, 3-123	AI_Error_Interrupt_Ack, 2-54
BC_TC signal	AI_Error_Interrupt_Enable, 2-54
continuous-mode, 3-13 to 3-14	AI_Error_Second_Irq_Enable, 2-54
description (table), 3-17, 3-111	AI_External_Gate_Mode, 2-55
output timing (figure), 3-107	AI_External_Gate_Polarity,
single-buffer mode, 3-13	2-31, 2-55

AI\_External\_Gate\_Select, 2-1, 2-55 AI\_SC\_Save\_Value, 2-64 AI\_External\_Gate\_St, 2-55 AI\_SC\_Switch\_Load\_On\_TC, 2-65 AI\_External\_MUX\_Present, 2-56 AI\_SC\_TC\_Error\_Confirm, 2-65 AI EXTMUX CLK Output Select, AI SC TC Error St, 2-65 2-56 AI\_SC\_TC\_Interrupt\_Ack, 2-65 AI EXTMUX CLK Pulse, 2-56 AI\_SC\_TC\_Interrupt\_Enable, 2-65 AI\_EXTMUX\_CLK\_Pulse\_Width, AI SC TC Output Select, 2-66 2-56 AI SC TC Pulse, 2-66 AI FIFO Empty St, 2-57 AI\_SC\_TC\_Second\_Irq\_Enable, AI\_FIFO\_Flags\_Polarity, 2-57 2-66 AI\_FIFO\_Full\_St, 2-57 AI SC TC St, 2-66 AI FIFO Half Full St, 2-57 AI SC Write Switch, 2-66 AI\_FIFO\_Interrupt\_Enable, 2-58 AI\_SCAN\_IN\_PROG\_Output\_ AI\_FIFO\_Mode, 2-58 Select, 2-61 AI FIFO Request St, 2-58 AI SCAN IN PROG Pulse, 2-62 AI\_FIFO\_Second\_Irq\_Enable, 2-59 AI\_Scan\_In\_Progress\_St, 2-61 AI\_Last\_Shiftin\_St, 2-59 AI\_SHIFTIN\_Polarity, 2-67 AI LOCALMUX CLK Output AI SHIFTIN Pulse Width, 2-67 Select, 2-59 AI SI Armed St, 2-67 AI\_LOCALMUX\_CLK\_Pulse, 2-59 AI\_SI\_Count\_Enabled\_St, 2-67 AI\_LOCALMUX\_CLK\_Pulse\_ AI SI Initial Load Source, 2-68 Width, 2-59 to 2-60 AI SI Load, 2-68 AI Output Divide By 2, 2-60 AI\_SI\_Load\_A, 2-68 AI\_Overflow\_St, 2-60 AI SI Load B, 2-68 AI\_Overrun\_Mode, 2-60 AI\_SI\_Next\_Load\_Source\_St, 2-68 AI Overrun St, 2-60 AI SI O St, 2-69 AI Pre Trigger, 2-61 AI SI Reload Mode, 2-69 AI\_Reset, 2-61 AI SI Save Value, 2-69 AI SC Arm, 2-62 AI SI Source Polarity, 2-69 AI\_SC\_Armed\_St, 2-62 AI SI Source Select, 2-70 AI\_SC\_Gate\_Enable, 2-62 AI SI Special Trigger Delay, 2-70 AI SC Gate St, 2-62 AI\_SI\_Switch\_Load\_On\_SC\_TC, AI\_SC\_Initial\_Load\_Source, 2-63 2-70 AI\_SC\_Load, 2-63 AI\_SI\_Switch\_Load\_On\_Stop, 2-70 AI SC Load A, 2-63 AI\_SI\_Switch\_Load\_On\_TC, 2-70 AI\_SC\_Load\_B, 2-63 AI\_SI\_Write\_Switch, 2-71 AI\_SC\_Next\_Load\_Source\_St, 2-63 AI SI2 Arm, 2-71 AI SC Q St, 2-64 AI SI2 Armed St, 2-71 AI\_SC\_Reload\_Mode, 2-64 AI\_SI2\_Initial\_Load\_Source, 2-71 AI\_SC\_Save\_St, 2-64 AI SI2 Load, 2-71 AI SC Save Trace, 2-64 AI\_SI2\_Load\_A, 2-71

AI SI2 Load B, 2-72 AI\_START2\_Second\_Irq\_Enable, 2-80 AI\_SI2\_Next\_Load\_Source\_St, 2-72 AI START2 Select, 2-80 AI\_SI2\_Q\_St, 2-72 AI START2 St, 2-80 AI SI2 Reload Mode, 2-72 AI START2 Sync, 2-80 AI\_SI2\_Save\_Value, 2-72 AI STOP Edge, 2-81 AI\_SI2\_Source\_Select, 2-73 AI\_STOP\_Interrupt\_Ack, 2-81 AI SOC Polarity, 2-73 AI STOP Interrupt Enable, 2-81 AI SOC St, 2-73 AI STOP Polarity, 2-81 AI\_Software\_Gate, 2-73 AI Source Divide By 2, 2-73 AI\_STOP\_Pulse, 2-81 AI\_START\_Edge, 2-74 AI\_STOP\_Second\_Irq\_Enable, 2-82 AI\_START\_Interrupt\_Ack, 2-74 AI\_STOP\_Select, 2-82 AI STOP St, 2-82 AI START Interrupt Enable, 2-74 AI\_START\_Output\_Select, 2-74 AI STOP Sync, 2-83 AI\_Trigger\_Length, 2-83 AI START Polarity, 2-74 AI\_Trigger\_Once, 2-83 AI START Pulse, 2-75 analog output timing/control, 3-45 to 3-84 AI\_START\_Second\_Irq\_Enable, 2-75 AO\_Analog\_Trigger\_Reset, 3-45 AI\_START\_Select, 2-75 AO\_AOFREQ\_Enable, 3-46 AI START St, 2-75 AO AOFREQ Polarity, 3-46 AI\_Start\_Stop, 2-76 AO BC Arm, 3-46 AI\_Start\_Stop\_Gate\_Enable, 2-76 AO\_BC\_Armed\_St, 3-46 AI\_Start\_Stop\_Gate\_St, 2-76 AO BC Gate Enable, 3-46 AI\_START\_Sync, 2-76 AO\_BC\_Gate\_St, 3-47 AI\_START1\_Disable, 2-76 AO\_BC\_Initial\_Load\_Source, 3-47 AI\_START1\_Edge, 2-77 AO\_BC\_Load, 3-47 AI\_START1\_Interrupt\_Ack, 2-77 AO\_BC\_Load\_A, 3-47 AI\_START1\_Interrupt\_Enable, 2-77 AO BC Load B, 3-47 AI START1 Polarity, 2-77 AO BC Next Load Source, 3-48 AI\_START1\_Pulse, 2-77 AO\_BC\_Q\_St, 3-48 AI\_START1\_Second\_Irq\_Enable, AO\_BC\_Reload\_Mode, 3-48 2-78 AO BC Save St, 3-48 AI START1 Select, 2-78 AO BC Save Trace, 3-48 AI START1 St, 2-78 AO\_BC\_Save\_Value, 3-49 AI\_START1\_Sync, 2-78 AO BC Source Select, 3-49 AI\_START2\_Edge, 2-79 AO BC Switch Load On TC, 3-49 AI\_START2\_Interrupt\_Ack, 2-79 AO\_BC\_TC\_Error\_Confirm, 3-49 AI START2\_Interrupt\_Enable, 2-79 AO BC TC Error St, 3-49 AI START2 Interrupt Polarity, AO BC TC Interrupt Ack, 3-50 2-79 AO\_BC\_TC\_Interrupt\_Enable, 3-50 AI\_START2\_Interrupt\_Pulse, 2-79

AO\_BC\_TC\_Second\_Irq\_Enable, 3-50 AO BC TC St, 3-50 AO\_BC\_TC\_Trigger\_Error\_ Confirm, 3-50 AO\_BC\_TC\_Trigger\_Error\_St, 3-51 AO BC Write Switch, 3-51 AO\_Configuration\_End, 3-51 AO Configuration Start, 3-51 AO Continuous, 3-52 AO\_DACi\_Update\_Mode, 3-52 AO Delayed START1, 3-52 AO\_Disarm, 3-52 AO\_DMA\_PIO\_Control, 3-53 AO End On BC TC, 3-53 AO\_End\_On\_UC\_TC, 3-53 AO\_Error\_Interrupt\_Ack, 3-53 AO Error Interrupt Enable, 3-53 AO Error Second Irg Enable, 3-54 AO\_External\_Gate\_Enable, 3-54 AO External Gate Polarity, 3-54 AO External Gate Select, 3-54 AO\_External\_Gate\_St, 3-55 AO Fast CPU, 3-55 AO FIFO Empty St, 3-55 AO FIFO Enable, 3-55 AO FIFO Flags Polarity, 3-56 AO\_FIFO\_Full\_St, 3-56 AO\_FIFO\_Half\_Full\_St, 3-56 AO FIFO Interrupt Enable, 3-56 AO FIFO Mode, 3-57 AO\_FIFO\_Request\_St, 3-57 AO FIFO Retransmit Enable, 3-57 AO\_FIFO\_Second\_Irq\_Enable, 3-57 AO\_Interval\_Buffer\_Mode, 3-58 AO\_LDAC*i*\_Source\_Select, 3-58 AO\_Multiple\_Channels, 3-58 AO\_Mute\_A, 3-58 AO Mute B, 3-59 AO\_Not\_An\_UPDATE, 3-59 AO\_Number\_Of\_Channels, 3-59

AO\_Number\_Of\_DAC\_Packages, 3-60 AO\_Output\_Divide\_By\_2, 3-60 AO\_Overrun\_St, 3-60 AO Reset, 3-60 to 3-61 AO Software Gate, 3-61 AO\_Source\_Divide\_By\_2, 3-61 AO START Edge, 3-61 AO START Interrupt Ack, 3-61 AO\_START\_Interrupt\_Enable, 3-62 AO START Polarity, 3-62 AO START Pulse, 3-62 AO START Second Irg Enable, 3-62 AO START Select, 3-62 AO\_START\_St, 3-63 AO\_START\_Stop\_Gate\_Enable, 3-63 AO\_START\_Stop\_Gate\_St, 3-63 AO\_START\_Sync, 3-63 AO\_START1\_Disable, 3-63 AO\_START1\_Edge, 3-64 AO\_START1\_Interrupt\_Ack, 3-64 AO\_START1\_Interrupt\_Enable, 3-64 AO START1 Polarity, 3-64 AO START1 Pulse, 3-64 AO\_START1\_Second\_Irq\_Enable, 3-65 AO\_START1\_Select, 3-65 AO\_START1\_St, 3-65 AO\_START1\_Sync, 3-65 AO STOP Interrupt Ack, 3-65 AO\_STOP\_Interrupt\_Enable, 3-66 AO\_Stop\_On\_BC\_TC\_Error, 3-66 AO\_Stop\_On\_BC\_TC\_Trigger\_ Error, 3-66 AO\_Stop\_On\_Overrun\_Error, 3-66 AO\_STOP\_Second\_Irq\_Enable, 3-67 AO STOP St, 3-67

AO_TMRDACWR_Pulse_Width,	AO_UI_Reload_Mode, 3-73
3-67	AO_UI_Save_Value, 3-74
AO_TMRDACWRs_In_Progress_	AO_UI_Source_Polarity, 3-74
St, 3-67	AO_UI_Source_Select, 3-74
AO_Trigger_Length, 3-67	AO_UI_Switch_Load_On_BC_TC,
AO_Trigger_Once, 3-68	3-74
AO_UC_Arm, 3-68	AO_UI_Switch_Load_On_Stop,
AO_UC_Armed_St, 3-68	3-74
AO_UC_Initial_Load_Source, 3-68	AO_UI_Switch_Load_On_TC, 3-75
AO_UC_Load, 3-68	AO_UI_Write_Switch, 3-75
AO_UC_Load_A, 3-68	AO_UI2_Arm_Disarm, 3-75
AO_UC_Load_B, 3-69	AO_UI2_Armed_St, 3-75
AO_UC_Next_Load_Source_St,	AO_UI2_Configuration_End, 3-75
3-69	AO_UI2_Configuration_Start, 3-75
AO_UC_Q_St, 3-69	AO_UI2_Count_Enabled_St, 3-76
AO_UC_Save_St, 3-69	AO_UI2_External_Gate_Enable,
AO_UC_Save_Trace, 3-69	3-76
AO_UC_Save_Value, 3-70	AO_UI2_External_Gate_Polarity,
AO_UC_Switch_Load_Every_BC_	3-76
TC, 3-70	AO_UI2_External_Gate_Select,
AO_UC_Switch_Load_Every_TC,	3-76
3-70	AO_UI2_Gate_St, 3-76
AO_UC_Switch_Load_On_BC_TC,	AO_UI2_Initial_Load_Source, 3-76
3-70	AO_UI2_Load, 3-77
AO_UC_Switch_Load_On_TC,	AO_UI2_Load_A, 3-77
3-70	AO_UI2_Load_B, 3-77
AO_UC_TC_Interrupt_Ack, 3-70	AO_UI2_Next_Load_Source_St,
AO_UC_TC_Interrupt_Enable, 3-71	3-77
AO_UC_TC_Second_Irq_Enable,	AO_UI2_Reload_Mode, 3-77
3-71	AO_UI2_Save_Value, 3-77
AO_UC_TC_St, 3-71	AO_UI2_Software_Gate, 3-78
AO_UC_Write_Switch, 3-71	AO_UI2_Source_Polarity, 3-78
AO_UI_Arm, 3-71	AO_UI2_Source_Select, 3-78
AO_UI_Armed_St, 3-72	AO_UI2_Switch_Load_Next_TC,
AO_UI_Count_Enabled_St, 3-72	3-78
AO_UI_Initial_Load_Source, 3-72	AO_UI2_TC_Error_Confirm, 3-78
AO_UI_Load, 3-72	AO_UI2_TC_Error_St, 3-79
AO_UI_Load_A, 3-72	AO_UI2_TC_Interrupt_Ack, 3-79
AO_UI_Load_B, 3-73	AO_UI2_TC_Interrupt_Enable, 3-79
AO_UI_Next_Load_Source_St, 3-73	AO_UI2_TC_Second_Irq_Enable,
AO_UI_Q_St, 3-73	3-79

AO_UI2_TC_St, 3-79	DIO_Serial_Data_In_St, 7-14
AO_UPDATE_Interrupt_Ack, 3-81	DIO_Serial_Data_Out, 7-14
AO_UPDATE_Interrupt_Enable,	DIO_Serial_IO_In_Progress_St,
3-81	7-15
AO_UPDATE_Original_Pulse, 3-82	DIO_Serial_Out_Divide_By_2, 7-15
AO_UPDATE_Output_Select, 3-82	DIO_Software_Serial_Control, 7-15
AO_UPDATE_Pulse, 3-82	Generic_Status, 7-15
AO_UPDATE_Pulse_Timebase,	general-purpose counter/timer,
3-83	4-35 to 4-52
AO_UPDATE_Pulse_Width, 3-83	G_Source_Divide_By_2, 4-52
AO_UPDATE_Second_Irq_Enable,	Gi_Analog_Trigger_Reset, 4-35
3-83	Gi_Arm, 4-36
AO_UPDATE_Source_Polarity, 3-83	Gi_Arm_Copy, 4-36
AO_UPDATE_Source_Select, 3-84	Gi_Armed_St, 4-36
AO_UPDATE_St, 3-84	Gi_Autoincrement, 4-36
AO_UPDATE2_Original_Pulse,	Gi_Bank_St, 4-36
3-80	Gi_Bank_Switch_Enable, 4-37
AO_UPDATE2_Output_Select, 3-80	Gi_Bank_Switch_Mode, 4-37
AO_UPDATE2_Output_Toggle,	Gi_Bank_Switch_Start, 4-37
3-80	Gi_Counting_Once, 4-37
AO_UPDATE2_Pulse, 3-80	Gi_Counting_St, 4-38
AO_UPDATE2_Pulse_Timebase,	G <i>i</i> _Disarm, 4-38
3-81	Gi_Disarm_Copy, 4-38
AO_UPDATE2_Pulse_Width, 3-81	Gi_Gate_Error_Confirm, 4-38
bus interface module, 9-4 to 9-5	Gi_Gate_Error_St, 4-38
Software_Reset, 9-4	Gi_Gate_Interrupt_Act, 4-39
Software_Test, 9-4	Gi_Gate_Interrupt_Enable, 4-39
Window_Address, 9-5	Gi_Gate_Interrupt_St, 4-39
Window_Data, 9-5	Gi_Gate_On_Both_Edges, 4-39
Write_Strobe_0, 9-5	Gi_Gate_Polarity, 4-40
Write_Strobe_1, 9-5	Gi_Gate_Second_Irq_Enable, 4-40
Write_Strobe_2, 9-5	Gi_Gate_Select, 4-40
Write_Strobe_3, 9-5	Gi_Gate_Select_Load_Source, 4-41
digital I/O, 7-13 to 7-15	Gi_Gate_St, 4-41
Control, 7-13	Gi_Gating_Mode, 4-41
DIO_HW_Serial_Enable, 7-13	Gi_HW_Save_St, 4-42
DIO_HW_Serial_Start, 7-13	Gi_HW_Save_Value, 4-42
DIO_HW_Serial_Timebase, 7-14	Gi_Little_Big_Endian, 4-42
DIO_Parallel_Data_In_St, 7-14	Gi_Load, 4-42
DIO_Parallel_Data_Out, 7-14	Gi_Load_A, 4-43
DIO_Pins_Dir, 7-14	Gi Load B 1-13

	Gi_Load_Source_Select, 4-43	Interrupt_A_St, 8-13
	Gi Loading On Gate, 4-44	Interrupt_B_Enable, 8-13
	Gi_Loading_On_TC, 4-44	Interrupt_B_Enable, 6 13 Interrupt_B_Output_Select, 8-13
	Gi_Next_Load_Source_St, 4-44	Interrupt_B_St, 8-13
	Gi_No_Load_Between_Gates_St,	Interrupt_Output_On_3_Pins, 8-13
	4-44	Interrupt_Output_Polarity, 8-13
	Gi_OR_Gate, 4-45	Pass_Thru_ <i>i</i> _Interrupt_Enable, 8-14
	Gi_Output_Mode, 4-45	Pass_Thru_ <i>i</i> _Interrupt_Polarity, 8-14
	Gi_Output_Polarity, 4-45	Pass_Thru_i_Interrupt_St, 8-14
	Gi_Output_St, 4-45	Pass_Thru_i_Second_Irq_Enable,
	Gi_Permanent_State_Data_St, 4-46	8-14
	Gi_Read_Acknowledges_Irq, 4-46	miscellaneous functions, 10-12 to 10-15
	Gi_Reload_Source_Switching, 4-46	Analog_Trigger_Drive, 10-12
	Gi_Reset, 4-46	Analog_Trigger_Enable, 10-13
	Gi_Save_Copy, 4-47	Analog_Trigger_Mode, 10-13
	Gi_Save_St, 4-47	Clock_To_Board, 10-13
	Gi_Save_Trace, 4-47	Clock_To_Board_Divide_By_2,
	Gi_Save_Value, 4-47	10-13
	Gi_Source_Polarity, 4-48	FOUT_Divider, 10-13
	Gi_Source_Select, 4-48	FOUT_Enable, 10-14
	Gi_Stale_Data_St, 4-48	FOUT_Timebase_Select, 10-14
	Gi_Stop_Mode, 4-48	Misc_Counter_TCs_Output_Enable,
	Gi_Synchronized_Gate, 4-49	10-14
	Gi_TC_Error_Confirm, 4-49	Reserved_One, 10-14
	Gi_TC_Error_St, 4-49	Slow_Internal_Time_Divide_By_2,
	Gi_TC_Interrupt_Ack, 4-49	10-14
	Gi_TC_Interrupt_Enable, 4-50	Slow_Internal_Timebase, 10-15
	Gi_TC_Second_Irq_Enable, 4-50	PFI module, 5-6 to 5-7
	Gi_TC_St, 4-50	BD_i_Pin_Dir, 5-7
	Gi_Trigger_Mode_For_Edge_Gate,	RTSI trigger module, 6-3 to 6-5
	4-50	RTSI_Board_i_Output_Select, 6-4
	Gi_Up_Down, 4-51	RTSI_Board_i_Pin_Dir, 6-4
	Gi_Write_Acknowledges_Irq, 4-51	RTSI_Clock_Mode, 6-4
	Gi_Write_Switch, 4-51	RTSI_Sub_Selection_1, 6-5
	GPFO_0_Output_Enable, 4-51	RTSI_Trig_i_Output_Select, 6-5
	GPFO_0_Output_Select, 4-52	RTSI_Trig_i_Pin_Dir, 6-5
	GPFO_1_Output_Enable, 4-52	bitfields
	GPFO_1_Output_Select, 4-52	analog input programming considerations, 2-24
inte	errupt control, 8-12 to 8-14	guide to location in manual (table), B-9
	Interrupt_A_Enable, 8-12	block diagram for DAQ-STC, 1-4
	Interrupt A Output Select, 8-12	DIOCK Gragiani for DAQ-STC, 1-4

board environment setup, analog input	Intel bus interface timing (table), 9-6 to 9-7
programming, 2-29 to 2-30	
board power-up initialization analog input programming, 2-27 to 2-28	Intel bus interface write timing (figure), 9-6
primary analog output operation,	Motorola bus interface read timing
3-22 to 3-23	(figure), 9-7
secondary analog output operation, 3-39	Motorola bus interface timing
buffer timing and control for primary analog	(table), 9-8
output, 3-12 to 3-16	Motorola bus interface write timing
continuous mode, 3-13 to 3-14	(figure), 9-8
master/slave trigger, 3-15 to 3-16	
mute buffers, 3-15	C
single-buffer mode, 3-13	_
waveform staging, 3-14 to 3-15	channel selection, primary analog output
buffered event counting	operation, 3-28
cumulative, 4-5	CHRDY_IN signal (table), 9-2
noncumulative, 4-4 to 4-5	CHRDY_OUT signal
programming, 4-20 to 4-22	bus interface (table), 9-2
Buffered_Period_And_Semi_Period_And_Pu	CPU-driven analog output, 3-6 to 3-7
lse_Width_Measurement function,	CPU-driven analog output timing, 3-88 to 3-89
4-26 to 4-27	
buffered period measurement, 4-7 to 4-8	unbuffered data interface timing, 3-98 to 3-100
buffered pulse-train generation, 4-14	clock distribution, 10-2 to 10-3
buffered pulsewidth measurement, 4-9	master/slave distribution across RTSI bus
buffered retriggerable single pulse generation,	(figure), 10-2
4-11 to 4-12	programming, 10-10 to 10-11
buffered semiperiod measurement, 4-8	timebases derived from IN_TIMEBASE
buffered static pulse-train generation, 4-13	(table), 10-2 to 10-3
buffers, number of, primary analog output	Clock_To_Board bit, 10-13
operation, 3-24 to 3-26	Clock_To_Board_Divide_By_2 bit, 10-13
bulletin board support, E-1	configuration FIFO control, 2-7 to 2-9
bus interface module, 9-1 to 9-8	configuration remory output, initializing,
features, 9-1	2-28 to 2-29
overview, 9-1	configuration memory timing, 2-89 to 2-91
pin interface, 9-1 to 9-3	related signals (figure), 2-89
programming information, 9-3 to 9-5	timing (table), 2-90
bitfield descriptions, 9-4 to 9-5	continuous acquisition mode, 2-15
write strobes, 9-4	continuous mode, buffer timing and control,
timing diagrams, 9-5 to 9-8	primary analog output, 3-13 to 3-14
Intel bus interface read timing	Continuous_Pulse_Train_Generation
(figure), 9-6	function, 4-30 to 4-31
	,

continuous pulse-train generation	analog output timing/control module,
description, 4-12 to 4-13	3-107 to 3-108
programming, 4-28 to 4-31	BC_TC signal (figure), 3-107
control lines, digital I/O, 7-12	UC_TC signal (figure), 3-108
conventions used in manual, xxv	counters
CONVERT* signal	analog input timing/control module,
basic analog input timing, 2-86 to 2-87	2-123 to 2-130
configuration memory timing,	DIV control, 2-129 to 2-130
2-89 to 2-90	DIV counter, 2-128
description (table), 2-20	SC control, 2-123 to 2-125
external gating, 2-109 to 2-111	SC counter, 2-123
gating, 2-16	SI control, 2-126 to 2-127
interval scanning mode, 2-106 to 2-108	SI counter, 2-126
low-level timing and control functions,	SI2 control, 2-127 to 2-128
2-6 to 2-11	SI2 counter, 2-127
ADC control, 2-7	analog output timing/control module,
configuration FIFO and external	3-117 to 3-121
multiplexer control, 2-7 to 2-9	BC control, 3-120 to 3-121
CONVERT timing, 2-9 to 2-11	BC counter, 3-120
Data FIFO control, 2-7	UC control, 3-119
nominal pulsewidths (table), 2-133	UC counter, 3-118 to 3-119
selecting with AI_CONVERT_Signal	UI control, 3-118
function, 2-38 to 2-40	UI counter, 3-117
simplified analog input model, 2-4 to 2-6	UI2 control, 3-121
single-wire mode, 2-18	UI2 counter, 3-121
CONVERT_SRC signal	counter/timer. See general-purpose
basic analog input timing, 2-86	counter/timer.
external CONVERT source, 2-92 to 2-93	counter/timer functions, 4-3 to 4-15
external gating, 2-110	event counting, 4-3 to 4-6
external trigger timing, 2-93 to 2-97	buffered cumulative event
internal CONVERT mode, 2-9 to 2-10	counting, 4-5
reference pin selection (table),	buffered noncumulative event
2-84 to 2-85	counting, 4-4 to 4-5
CONVERT timing. See external CONVERT	relative position sensing, 4-6
mode; internal CONVERT mode.	simple event counting, 4-4
counter contents, reading, 4-34	simple gated-event counting, 4-4
counter outputs	pulse generation, 4-9 to 4-12
analog input timing/control module	buffered retriggerable single pulse
DIV_TC signal (figure), 2-106	generation, 4-11 to 4-12
SC_TC signal (figure), 2-105	retriggerable single pulse
SI_TC signal (figure), 2-105	generation, 4-11

single pulse generation, 4-9 to 4-10	unbuffered data interface timing,
single triggered pulse	3-98 to 3-100
generation, 4-10	CPU-driven analog output, 3-6 to 3-7
pulse-train generation, 4-12 to 4-15	CPU-driven analog output timing, 3-88 to 3-90
buffered pulse-train generation, 4-14	CS* signal (table), 9-2
buffered static pulse-train	CTR_U/D reference pin selection (table), 4-54
generation, 4-13	CTRGATE reference pin selection (table),
continuous pulse-train generation,	4-54
4-12 to 4-13	CTRL<07> signal (table), 7-6
frequency shifting keying (FSK),	CTRSRC signal
4-14 to 4-15	CTRSRC to CTROUT delay, 4-55 to 4-56
pulse generation for ETS, 4-15	minimum period and minimum
time measurement, 4-6 to 4-9	pulsewidth (figure), 4-55
buffered period measurement,	reference pin selection (table), 4-53
4-7 to 4-8	customer communication, xxvii, E-1 to E-2
buffered pulsewidth	
measurement, 4-9	D
buffered semiperiod	_
measurement, 4-8	D<015> signal (table), 9-2
single-period measurement,	DA_ST1ED signal (table), 3-111
4-6 to 4-7	DA_START1 signal (table), 3-111
single-pulsewidth measurement, 4-7	DAC interface, 3-8
CPUDACREQ* signal	DACUPDN signal (table), 3-111
CPU-driven analog output, 3-6 to 3-7	DACWR*<01> signal
CPU-driven analog output timing, 3-88 to 3-90	DAC interface, 3-8
DAQ-STC- and CPU-driven analog	decoded signal timing, 3-94 to 3-95
output timing, 3-91 to 3-92	description (table), 3-18
description (table), 3-17	simplified analog output model, 3-5
simplified analog output model, 3-4	DAQ-STC
unbuffered data interface timing,	applications, 1-2 to 1-4
3-98 to 3-100	analog input, 1-2 to 1-3
CPUDACWR* signal	analog output, 1-3 to 1-4
CPU-driven analog output, 3-6 to 3-7	block diagram, 1-4
CPU-driven analog output timing,	features, 1-1
3-88 to 3-90	overview, 1-1
description (table), 3-18	revision history, D-1 to D-2
maximum update rate timing, 3-101	DAQ-STC and CPU conflict, 3-7
simplified analog output model, 3-4	DAQ-STC- and CPU-driven analog output
unbuffered data interface, 3-11	timing, 3-90 to 3-92
montes dua montes, 5 11	DAQ-STC registers. <i>See</i> registers.
	DAQ-STC-driven analog output, 3-6

DAQ-STC-driven analog output timing,	serial output source select (table), 7-17
3-86 to 3-88	simplified model, 7-1 to 7-2
signal names and clock periods (table),	specifications, A-1
3-87 to 3-88	timing diagrams, 7-15 to 7-16
signal timing (figure), 3-87	serial input timing, 7-15 to 7-16
data FIFOs, 2-88 to 2-89	serial output timing, 7-16
configuration memory timing	DIO<13> signal (table), 7-6
(table), 2-89	DIO<57> signal (table), 7-6
control signals, 2-7	DIO_Clock_Out function, 7-12
signal timing (figure), 2-88	DIO_HW_Serial_Enable bit, 7-13
data interfaces, 3-8 to 3-11	DIO_HW_Serial_Initialize function,
FIFO data interface, 3-8 to 3-10	7-10 to 7-11
serial link data interface, 3-10	DIO_HW_Serial_Start bit, 7-13
unbuffered data interface, 3-11	DIO_HW_Serial_Timebase bit
DC characteristics specifications, A-3 to A-4	description, 7-14
decoded signal timing, 3-94 to 3-95	serial output source select (table), 7-17
digital I/O, 7-1 to 7-17	DIO_Parallel_Data_In_St bit, 7-14
detailed description, 7-17	DIO_Parallel_Data_Out bit, 7-14
features, 7-1	DIO_Parallel_Out function, 7-2
overview, 7-1	DIO_Pin_Configure function, 7-9
parallel mode, 7-2 to 7-3	DIO_Pins_Dir bit, 7-14
parallel input, 7-3	DIO_Serial_Data_In_St bit, 7-14
parallel output, 7-3	DIO_Serial_Data_Out bit, 7-14
pin interface, 7-6 to 7-7	DIO_Serial_Data_Out function, 7-10
programming information, 7-7 to 7-15	DIO_Serial_In function, 7-11
bitfield descriptions, 7-13 to 7-15	DIO_Serial_IO_In_Progress_St bit, 7-15
control lines, 7-12	DIO_Serial_Out_Divide_By_2 bit, 7-15
hardware-controlled serial digital	DIO_Software_Serial_Control bit, 7-15
I/O, 7-10 to 7-12	DIO0/SDOUT signal (table), 7-6
parallel digital I/O, 7-9	DIO4/SDIN signal (table), 7-6
programming the digital interface,	DIV counter
7-8 to 7-9	control circuitry, 2-129 to 2-130
reading status lines, 7-13	description, 2-128
software-controlled serial digital	DIV_CE signal
I/O, 7-12	description (table), 2-114
windowed mode register access	DIV counter operation, 2-129
example, 7-7 to 7-8	DIV_CLK signal (table), 2-114
serial mode, 7-4 to 7-5	DIV_DISARM signal, DIV counter
serial input, 7-4	operation, 2-129
serial I/O, 7-5	
serial output, 7-4 to 7-5	

DIV_LOAD signal	overrun error, 3-122
description (table), 2-114	UI2_TC error, 3-123
DIV counter operation, 2-129	ETS, pulse generation for
DIV_TC signal	description, 4-15
counter outputs (figure), 2-106	programming, 4-33 to 4-34
description (table), 2-114	event counting, 4-3 to 4-6
pin interface description (table), 2-20	buffered cumulative event counting, 4-5
documentation	buffered noncumulative event counting,
about this manual, xxiii	4-4 to 4-5
conventions used in manual, xxv	programming
National Instruments documentation, xxvi	buffered event counting, 4-20 to 4-22
organization of manual, xxiii-xxiv	relative position sensing, 4-23 to 4-24
related documentation, xxvi-xxvii	simple event counting, 4-19 to 4-20
	relative position sensing, 4-6
E	simple event counting, 4-4
E	simple gated-event counting, 4-4
edge detection, trigger selection and	Event_Counting_ISR function, 4-22
conditioning	EXT_DIVTC signal (table), 2-114
analog input timing/control	EXT_GATE signal
module, 2-122	analog input timing/control
analog output timing/control	description (table), 2-114
module, 3-116	trigger routing logic (figure), 2-121
electronic support services, E-1 to E-2	analog output timing/control
e-mail support, E-2	description (table), 3-111
Enable_Gi_Out function, 4-35	routing logic (figure), 3-115
end of scan, analog input programming, 2-37 to 2-38	EXT_GATE2 signal
	description (table), 3-111
EOC signal	routing logic (figure), 3-115
ADC control, 2-7	external CONVERT mode
basic analog input timing, 2-86 description (table), 2-21	CONVERT timing, 2-10 to 2-11
simplified analog input model, 2-5	free-run gating mode timing, external
error detection	CONVERT (figure), 2-110
analog input timing/control module	START and SCAN_IN_PROG trigger
overflow error, 2-132	output, 2-102
overrun error, 2-132	START trigger output, 2-102
ST_TC error, 2-132	START1 and START2 triggers in
	synchronous mode, 2-97 to 2-99
analog output timing/control module, 3-122 to 3-123	external CONVERT source, 2-92 to 2-93
BC_TC error, 3-123	external gating. See gating.
BC_TC trigger error, 3-123	external multiplexer control, 2-7 to 2-9
DC_IC digger circl, 3-123	

external START mode, scan-level timing and control, 2-12 to 2-13	configuration memory timing, 2-89 to 2-91
•	
external trigger timing, 3-102 to 3-104	description (table), 2-21
asynchronous edge (figure), 3-102	nominal pulsewidths (table), 2-133
asynchronous level (figure), 3-102	simplified analog input model, 2-5
synchronous edge	EXTSTROBE signal
external UPDATE mode	configuration memory timing,
(figure), 3-103	2-89 to 2-91
internal UPDATE mode	nominal pulsewidths (table), 2-133
(figure), 3-103	EXTSTROBE*/SDCLK signal
synchronous level	description (table), 7-7
external UPDATE mode	parallel mode
(figure), 3-103	parallel input, 7-3
internal UPDATE mode	parallel output, 7-3
(figure), 3-103	serial input timing (figure), 7-16
timing (table), 3-104	serial mode
external triggers, 2-93 to 2-97	hardware-controlled serial digital
analog input timing (table), 2-96 to 2-97	I/O, 7-10 to 7-12
asynchronous edge (figure), 2-94	serial input, 7-4
asynchronous level (figure), 2-94	serial I/O, 7-5
synchronous edge	serial output, 7-4 to 7-5
external CONVERT mode	software-controlled serial digital
(figure), 2-96	I/O, 7-12
internal CONVERT mode	serial output timing (figure), 7-16
(figure), 2-95	
synchronous level	F
external CONVERT mode	Г
(figure), 2-96	fax and telephone support numbers, E-2
internal CONVERT mode	Fax-on-Demand support, E-2
(figure), 2-95	FIFO
external UPDATE	configuration FIFO control, 2-7 to 2-9
external trigger timing	data FIFOs, 2-7, 2-88 to 2-89
synchronous edge (figure), 3-103	data interface mode, 3-8 to 3-10
synchronous level (figure), 3-103	FIFO mode selection, 3-29 to 3-30
primary analog output, 3-12	FIFO_Request_Selection function, 2-30
trigger output, START1 delays,	FOUT_Divider bit, 10-13
synchronous mode (figure), 3-106	FOUT_Enable bit, 10-14
EXTMUX_CLK signal	FOUT signal
configuration FIFO control and external	description (table), 10-10
multiplexer control, 2-8	programming, 10-12
	purpose and use, 10-3
	* * ·

simple gated-event counting, 4-4
simplified general-purpose counter/times
model, 4-2 to 4-3
single triggered pulse generation, 4-10
single-period measurement, 4-6 to 4-7
single-pulsewidth measurement, 4-7
G_OUT signal
buffered pulse-train generation
(figure), 4-14
buffered retriggerable single pulse
generation (figure), 4-12
buffered static pulse-train generation (figure), 4-13
continuous pulse-train generation (figure), 4-13
frequency shift keying (figure), 4-15
pulse generation for ETS (figure), 4-15
retriggerable single pulse generation, 4-11
simplified general-purpose counter/timer model, 4-3
single pulse generation, 4-10
single triggered pulse generation, 4-10
G_OUT0/RTSI_IO signal (table), 4-16
G_OUT1/DIV_TC_OUT signal (table), 4-16
G_Source_Divide_By_2 bit, 4-52
G_SOURCE signal
buffered cumulative event counting, 4-5
buffered noncumulative event
counting, 4-5
buffered period measurement, 4-7 to 4-8
buffered pulse-train generation, 4-14
buffered pulsewidth measurement, 4-9
buffered retriggerable single pulse generation, 4-11 to 4-12
buffered semiperiod measurement, 4-8
buffered static pulse-train
generation, 4-13
continuous pulse-train generation,
4-12 to 4-13
relative position sensing, 4-6

retriggerable single pulse	overview, 4-1
generation, 4-11	pin interface (table), 4-16
simple event counting, 4-4	programming information, 4-17 to 4-52
simple gated-event counting, 4-4	arming, 4-18
simplified general-purpose counter/timer	bitfield descriptions, 4-35 to 4-52
model, 4-2 to 4-3	buffered event counting, 4-20 to 4-22
single pulse generation, 4-9 to 4-10	buffered period, semiperiod, and
single triggered pulse generation, 4-10	pulsewidth measurement,
single-period measurement, 4-6 to 4-7	4-26 to 4-28
single-pulsewidth measurement, 4-7	enabling general-purpose
G_UP_DOWN<01> signal	counter/timer output pin, 4-35
description (table), 4-16	frequency shift keying, 4-31 to 4-32
relative position sensing, 4-6	notation, 4-18
gating	overview, 4-17
free-run gating mode	pulse and continuous pulse-train
external gate timing, external	generation, 4-28 to 4-31
CONVERT (figure), 2-110	pulse-train generation for ETS,
external gate timing, internal	4-33 to 4-34
CONVERT (figure), 2-109	reading counter contents, 4-34
theory of operation, 2-17	reading hardware save registers,
halt-gating mode	4-34 to 4-35
external gate timing, internal	relative position sensing, 4-23 to 4-24
CONVERT (figure), 2-111	resetting, 4-18
theory of operation, 2-17 to 2-18	simple event counting, 4-19 to 4-20
hardware gate programming	single-period and pulsewidth
analog input timing/control,	measurement, 4-24 to 4-25
2-30 to 2-31	simplified model, 4-2 to 4-3
secondary analog output	specifications, A-1
operation, 3-39	timing diagrams, 4-53 to 4-56
overview, 2-16, 2-109	CTRGATE reference pin selection
software gate operation	(table), 4-54
analog input timing/control, 2-31	CTRSRC minimum period and
secondary analog output	minimum pulsewidth
operation, 3-40	(figure), 4-55
general-purpose counter/timer, 4-1 to 4-56	CTRSRC reference pin selection
counter/timer functions, 4-3 to 4-15	(table), 4-53
event counting, 4-3 to 4-6	CTRSRC to CTROUT delay,
pulse generation, 4-9 to 4-12	4-55 to 4-56
pulse-train generation, 4-12 to 4-15	CTR_U/D reference pin selection
time measurement, 4-6 to 4-9	(table), 4-54
features, 4-1 to 4-2	G_GATE minimum pulsewidth, 4-56

Generic\_Status bit, 7-15

**GHOST** signal

description (table), 2-21

simplified analog input model, 2-6

Gi\_Analog\_Trigger\_Reset bit, 4-35

Gi\_Arm\_All function, 4-18

Gi\_Arm bit, 4-36

Gi\_Arm\_Copy bit, 4-36

Gi\_Armed\_St bit, 4-36

Gi Autoincrement bit, 4-36

Gi\_Bank\_St bit, 4-36

Gi\_Bank\_Switch\_Enable bit, 4-37

Gi\_Bank\_Switch\_Mode bit, 4-37

Gi\_Bank\_Switch\_Start bit, 4-37

Gi\_Buffered\_Event\_Counting function, 4-21 to 4-22

Gi Counting Once bit, 4-37

Gi\_Counting\_St bit, 4-38

Gi\_Disarm bit, 4-38

Gi\_Disarm\_Copy bit, 4-38

Gi Gate Error Confirm bit, 4-38

Gi\_Gate\_Error\_St bit, 4-38

Gi\_Gate\_Interrupt\_Act bit, 4-39

Gi\_Gate\_Interrupt\_Enable bit, 4-39

Gi\_Gate\_Interrupt\_St bit, 4-39

Gi Gate On Both Edges bit, 4-39

Gi\_Gate\_Polarity bit, 4-40

Gi\_Gate\_Second\_Irq\_Enable bit, 4-40

Gi Gate Select bit, 4-40

Gi\_Gate\_Select\_Load\_Source bit, 4-41

Gi\_Gate\_St bit, 4-41

Gi\_Gating\_Mode bit, 4-41

Gi HW Save St bit, 4-42

Gi\_HW\_Save\_Value bit, 4-42

Gi\_Little\_Big\_Endian bit, 4-42

Gi Load A bit, 4-43

G*i*\_Load\_B bit, 4-43

Gi Load bit, 4-42

Gi\_Load\_Source\_Select bit, 4-43

Gi\_Loading\_On\_Gate bit, 4-44

Gi Loading On TC bit, 4-44

Gi\_Next\_Load\_Source\_St bit, 4-44

Gi\_No\_Load\_Between\_Gates\_St bit, 4-44

Gi\_OR\_Gate bit, 4-45

Gi\_Output\_Mode bit, 4-45

Gi\_Output\_Polarity bit, 4-45

Gi\_Output\_St bit, 4-45

Gi\_Permanent\_State\_Data\_St bit, 4-46

Gi\_Read\_Acknowledges\_Irq bit, 4-46

Gi\_Reload\_Source\_Switching bit, 4-46

Gi Reset bit, 4-46

Gi Save Copy bit, 4-47

Gi\_Save\_St bit, 4-47

Gi Save Trace bit, 4-47

Gi Save Value bit, 4-47

Gi\_Seamless\_Pulse\_Train\_Change

function, 4-31

Gi\_Simple\_Event\_Counting function,

4-19 to 4-20

Gi\_Source\_Polarity bit, 4-48

Gi\_Source\_Select bit, 4-48

Gi Stale Data St bit, 4-48

Gi Stop Mode bit, 4-48

Gi\_Synchronized\_Gate bit, 4-49

Gi TC Error Confirm bit, 4-49

Gi\_TC\_Error\_St bit, 4-49

Gi\_TC\_Interrupt\_Ack bit, 4-49

Gi\_TC\_Interrupt\_Enable bit, 4-50

Gi\_TC\_Second\_Irq\_Enable bit, 4-50

Gi TC St bit, 4-50

Gi Trigger Mode For Edge Gate bit, 4-50

Gi Up Down bit, 4-51

Gi\_Watch function, 4-34

Gi\_Write\_Acknowledges\_Irq bit, 4-51

Gi Write Switch bit, 4-51

GPCT. See general-purpose counter/timer.

GPFO 0 Output Enable bit, 4-51

GPFO 0 Output Select bit, 4-52

GPFO 1 Output Enable bit, 4-52

GPFO\_1\_Output\_Select bit, 4-52

H	internal START mode, scan-level timing and
halt-gating mode	control, 2-11 to 2-12
external gate timing, internal CONVERT	internal UPDATE
(figure), 2-111	external trigger timing
theory of operation, 2-17 to 2-18	synchronous edge (figure), 3-103
hardware gate programming	synchronous level (figure), 3-103
analog input timing/control, 2-30 to 2-31	primary analog output, 3-11 to 3-12
secondary analog output operation, 3-39	trigger output, START1 delays,
hardware save registers, reading, 4-34 to 4-35	synchronous mode (figure), 3-105
hardware-controlled serial digital I/O,	Interrupt_A_Enable bit, 8-12
7-10 to 7-12	Interrupt_A_Output_Select bit, 8-12
	Interrupt_A_St bit, 8-13
	Interrupt_B_Enable bit, 8-13
1	Interrupt_B_Output_Select bit, 8-13
IN_TIMEBASE signal	Interrupt_B_St bit, 8-13
clock distribution (figure), 2-13	interrupt control, 8-1 to 8-16
external START mode, 2-13	analog input interrupt control,
timebases derived from (table),	2-130 to 2-131
10-2 to 10-3	description, 2-130
IN_TIMEBASE2 signal	interrupts and their causes
analog input timing/control (table), 2-115	(table), 2-131
analog output timing/control	analog output interrupt control, 3-122 bitfield descriptions, 8-12 to 8-14
(table), 3-111	features, 8-1
initialization, power-up. See board power-up	interrupt condition summary (table),
initialization.	8-15 to 8-16
initializing configuration memory output,	interrupt handling, programming,
2-28 to 2-29	8-5 to 8-12
INT_SCLK_SEL signal (table), 3-111 Intel bus. <i>See</i> bus interface module.	Interrupt Group A, 8-6 to 8-9
	Interrupt Group B, 8-9 to 8-12
INTEL/MOTO* signal (table), 9-2 internal CONVERT mode	interrupt program, 8-6
CONVERT timing, 2-9 to 2-10	interrupt interface, programming,
<b>O</b> .	8-3 to 8-5
free-run gating mode timing, internal CONVERT (figure), 2-109	interrupt output polarity, 8-3
halt-gating mode timing, internal	interrupt output select and enable,
CONVERT (figure), 2-111	8-3 to 8-4
START and SCAN_IN_PROG trigger	pass-through interrupt, 8-4 to 8-5
output, 2-101	overview, 8-1
START trigger output, 2-101	pin interface (table), 8-2
START1 and START2 triggers in	interrupt latency, 3-32, 3-42
synchronous mode, 2-97 to 2-98	Interrupt_Output_On_3_Pins bit, 8-13

Interrupt_Output_Polarity bit, 8-13	LOCALMUX_FFRT* signal
interrupts	configuration FIFO, 2-8
enabling	configuration memory timing,
analog input timing/control,	2-89 to 2-91
2-40 to 2-41	description (table), 2-22
primary analog output	maximum rate analog input, 2-91 to 2-92
operation, 3-30	nominal pulsewidths (table), 2-133
programming	simplified analog input model, 2-5
analog input-related interrupts,	low-level timing and control functions,
2-46 to 2-48	2-6 to 2-11
primary analog output, 3-35 to 3-37	ADC control, 2-7
secondary analog output, 3-45	configuration FIFO and external
servicing, for waveform staging,	multiplexer control, 2-7 to 2-9
3-32, 3-42	CONVERT timing, 2-9 to 2-11
interval scanning mode timing, 2-106 to 2-108	Data FIFO control, 2-7
clock periods (table), 2-107	
signals for (figure), 2-106	М
IRQ_IN<01> signal (table), 8-2	
IRQ_OUT<07> signal (table), 8-2	macro-level analog input timing, 2-106 to 2-108
•	manual. See documentation.
L	master/slave operation
LDAC*<01> signals	analog input programming, 2-45 to 2-46
DAC interface, 3-8	analog output programming
decoded signal timing, 3-94 to 3-95	master/slave operation
description (table), 3-18	considerations, 3-35
setting source and update mode, primary	secondary analog output, 3-45
analog output operation, 3-29	master/slave trigger
simplified analog output model, 3-5	analog input timing/control module, 2-16
local buffer mode	analog output timing/control module,
FIFO data interface, 3-9 to 3-10	3-15 to 3-16
timing, 3-96 to 3-97	maximum rate analog input, 2-91 to 2-92
LOCALMUX_CLK* signal	maximum update rate timing, 3-101 to 3-102
configuration FIFO control and external	Misc_Counter_TCs_Output_Enable bit, 10-14
multiplexer control, 2-8	miscellaneous functions, 10-1 to 10-15
configuration memory timing,	analog trigger, 10-3 to 10-6
2-89 to 2-91	high-hysteresis mode (figure), 10-5
description (table), 2-22	high-window mode (figure), 10-4
maximum rate analog input, 2-91 to 2-92	low-hysteresis mode (figure), 10-6
nominal pulsewidths (table), 2-133	low-window mode (figure), 10-4
simplified analog input model, 2-5	middle-window mode (figure), 10-5

clock distribution, 10-2 to 10-3	MUXFEF signal
master/slave distribution across RTSI	configuration FIFO, 2-8
bus (figure), 10-2	configuration memory timing,
timebases derived from	2-89 to 2-91
IN_TIMEBASE (table),	description (table), 2-22
10-2 to 10-3	
features, 10-1	A.I
frequency output, 10-3	N
overview, 10-1	nominal signal pulsewidths
pin interface, 10-9 to 10-10	analog input timing/control module
programming information, 10-10 to 10-15	(table), 2-133
analog trigger, 10-12	analog output timing/control module
bitfield descriptions, 10-12 to 10-15	(table), 3-1124
clock distribution, 10-10 to 10-11	number of scans, analog input programming,
FOUT, 10-12	2-32 to 2-33
test mode, 10-6 to 10-9	
checking input pin connectivity, 10-7	0
input pin pairs (table), 10-8 to 10-9	
internal gate tree structure	OSC signal (table), 10-10
(figure), 10-7	OUT_CLK signal
testing RESET pin, 10-8	analog input timing/control module
Motorola bus. See bus interface module.	basic analog input timing,
MSC_Clock_Configure function, 10-11	2-86 to 2-87
MSC_FOUT_Configure function, 10-12	description, 2-85
MSC_Generic_Control function, 7-12	analog output timing/control
MSC_Generic_Status function, 7-13	module, 3-86
MSC_IRQ_Configure function, 8-3 to 8-4	OUTBRD_OSC signal (table), 10-10
MSC_IRQ_Personality function, 8-3	output control, analog output timing/control
MSC_Pass_Through_Interrupt function,	module, 3-123 to 3-124
8-4 to 8-5	output pin for general-purpose counter/timer,
MSC_Pass_Through_Second_Irq	enabling, 4-35
function, 8-5	OVER_DETECT signal, 2-86 to 2-87
MSC_Write_Strobe function, 9-4	overrun error
MSC_IO_Pin_Configure function, 5-5 to 5-6	analog input timing/control
MSC_RTSI_Pin_Configure function, 6-3	module, 2-132
multiplexer control, external, 2-7 to 2-9	analog output timing/control
mute buffers, 3-15	module, 3-122
,	

r	CIRSRC reference pin selection
parallel mode, digital I/O, 7-2 to 7-3	(table), 4-53
parallel input, 7-3	external trigger timing, 3-102
parallel output, 7-3	external UPDATE mode, 3-12
programming, 7-9	master/slave trigger, 3-15
Pass_Thru_i_Interrupt_Enable bit, 8-14	SCAN_IN_PROG deassertion, 2-103
Pass_Thru_i_Interrupt_Polarity bit, 8-14	simplified analog input model, 2-5
Pass_Thru_i_Interrupt_St bit, 8-14	simplified analog output model, 3-4
Pass_Thru_i_Second_Irq_Enable bit, 8-14	START trigger and SCAN_IN_PROG
pass-through interrupt, 8-4 to 8-5	assertion, 2-100
Period_And_Semi_Period_And_Pulse_Width	external CONVERT mode, 2-102
_Measurement_ISR function, 4-27 to 4-28	internal CONVERT mode, 2-101
period measurement	START1 and START2 triggers
buffered period measurement, 4-7 to 4-8	asynchronous mode, 2-99 to 2-100
buffered semiperiod measurement, 4-8	synchronous mode, 2-97 to 2-98
CTRSRC minimum period and minimum	START1 trigger output, 3-104 to 3-107
pulsewidth (figure), 4-55	PFI0/AI_START1 signal (table), 5-2
programming	PFI0/AI_START2 signal (table), 5-2
buffered period, semiperiod, and	PFI2/CONV* signal (table), 5-3
pulsewidth measurement,	PFI3/G_SRC1 signal (table), 5-3
4-26 to 4-28	PFI4/G_GATE1 signal (table), 5-3
single-period measurement,	PFI5/UPDATE* signal (table), 5-3
4-24 to 4-25	PFI6/AO_START1 signal (table), 5-4
PFI module, 5-1 to 5-9	PFI7/AI_START signal (table), 5-4
bitfield descriptions, 5-6 to 5-7	PFI8/G_SRC0 signal (table), 5-5
features, 5-1	PFI9/G_GATE0 signal (table), 5-5
overview, 5-1	pin capacitance specifications, A-2
PFI<09> input selections (table),	pin interface. See also signals.
5-7 to 5-8	alphabetical list of pins (table), C-1 to C-7
PFI<09> output selections (table),	analog input timing/control module
5-8 to 5-9	(table), 2-19 to 2-23
pin interface (table), 5-2 to 5-5	analog output timing/control module
programming information, 5-5 to 5-6	(table), 3-16 to 3-20
simplified analog input model, 2-5	bus interface module (table), 9-1 to 9-3
PFI selectors for trigger signals (table)	digital I/O (table), 7-6 to 7-7
analog input trigger selection, 2-121	general-purpose counter/timer
analog output trigger selection,	(table), 4-16
3-115 to 3-116	interrupt control (table), 8-2
PFI signals	miscellaneous functions (table),
CTRGATE reference pin selection	10-9 to 10-10
(table), 4-54	PFI module (table), 5-2 to 5-5

RTSI trigger module (table), 6-1 to 6-2	changing scan rate during
summary of buffer types (table),	acquisition, 2-43 to 2-44
C-7 to C-8	convert signal, 2-38 to 2-40
posttrigger acquisition mode, 2-14	enable interrupts, 2-40 to 2-41
power-up initialization. See board power-up	end of scan, 2-37 to 2-38
initialization.	FIFO request, 2-30
pretrigger acquisition mode, 2-14 to 2-15	hardware gate programming,
primary analog output operation,	2-30 to 2-31
programming, 3-20 to 3-32	initialize configuration memory
arming, 3-30 to 3-31	output, 2-28 to 2-29
board power-up initialization,	interrupts, 2-46 to 2-48
3-22 to 3-23	master/slave operation
channel select, 3-28	considerations, 2-45 to 2-46
enable interrupts, 3-30	number of scans, 2-33
FIFO mode, 3-29 to 3-30	overview, 2-25 to 2-26
LDAC source and UPDATE mode, 3-29	register and bitfield
number of buffers, 3-24 to 3-26	considerations, 2-24
overview, 3-21	resetting, 2-26 to 2-27
resetting, 3-21 to 3-22	sequence of functions for, 2-42
sequence of functions, 3-31 to 3-32	single scan, 2-42 to 2-43
starting the waveform, 3-30 to 3-31	software gate operation, 2-31
stop on error, 3-29	staged acquisition, 2-44 to 2-45
trigger signals, 3-23 to 3-24	start of scan, 2-34 to 2-37
update selection, 3-26 to 3-28	starting the acquisition, 2-41 to 2-42
primary group analog output modes,	trigger signals, 2-32 to 2-33
3-5 to 3-7. See also analog output functions.	windowing registers, 2-25
CPU-driven analog output, 3-6 to 3-7	analog output operation, primary,
DAQ-STC and CPU conflict, 3-7	3-20 to 3-32
DAQ-STC-driven analog output, 3-6	arming, 3-30 to 3-31
programmable function inputs. See PFI	bitfield descriptions, 3-45 to 3-84
module.	board power-up initialization,
programming. See also bitfield descriptions.	3-22 to 3-23
analog input timing/control module,	changing update rate, 3-34 to 3-35
2-24 to 2-83	channel select, 3-28
arming, 2-41	enable interrupts, 3-30
bitfield descriptions, 2-48 to 2-83	FIFO mode, 3-29 to 3-30
board environment setup,	interrupts, 3-35 to 3-37
2-29 to 2-30	LDAC source and UPDATE
board power-up initialization,	mode, 3-29
2-27 to 2-28	master/slave operation
	considerations, 3-35

number of buffers, 3-24 to 3-26	general-purpose counter/timer,
overview, 3-21	4-17 to 4-52
resetting, 3-21 to 3-22	arming, 4-18
sequence of functions in, 3-31 to 3-32	bitfield descriptions, 4-35 to 4-52
starting the waveform, 3-30 to 3-31	buffered event counting, 4-20 to 4-22
stop on error, 3-29	buffered period, semiperiod, and
trigger signals, 3-23 to 3-24	pulsewidth measurement,
update selection, 3-26 to 3-28	4-26 to 4-28
waveform staging, 3-32 to 3-34	enabling general-purpose
analog output operation, secondary,	counter/timer output pin, 4-35
3-38 to 3-42	frequency shift keying, 4-31 to 4-32
arming, 3-41	notation, 4-18
bitfield descriptions, 3-45 to 3-84	overview, 4-17
board power-up initialization, 3-39	pulse and continuous pulse-train
changing update rate, 3-44 to 3-45	generation, 4-28 to 4-31
counting for waveform staging, 3-40	pulse-train generation for ETS,
hardware gate programming, 3-39	4-33 to 4-34
interrupts, 3-45	reading counter contents, 4-34
master/slave operation	reading hardware save registers,
considerations, 3-45	4-34 to 4-35
overview, 3-38	relative position sensing, 4-23 to 4-24
resetting, 3-38	resetting, 4-18
software gate operation, 3-40	simple event counting, 4-19 to 4-20
update selection, 3-40 to 3-41	single-period and pulsewidth
waveform staging, 3-42 to 3-44	measurement, 4-24 to 4-25
bus interface module, 9-3 to 9-5	interrupt handling, 8-5 to 8-12
bitfield descriptions, 9-4 to 9-5	Interrupt Group A, 8-6 to 8-9
write strobes, 9-4	Interrupt Group B, 8-9 to 8-12
digital I/O, 7-7 to 7-15	interrupt program, 8-6
bitfield descriptions, 7-13 to 7-15	interrupt interface, 8-3 to 8-5
control lines, 7-12	interrupt output polarity, 8-3
hardware-controlled serial digital	interrupt output select and enable,
I/O, 7-10 to 7-12	8-3 to 8-4
parallel digital I/O, 7-9	pass-through interrupt, 8-4 to 8-5
programming the digital interface,	miscellaneous functions, 10-10 to 10-15
7-8 to 7-9	analog trigger, 10-12
reading status lines, 7-13	bitfield descriptions, 10-12 to 10-15
software-controlled serial digital	clock distribution, 10-10 to 10-11
I/O, 7-12	FOUT, 10-12
windowed mode register access	PFI module, 5-5 to 5-6
example, 7-7 to 7-8	pulse generation for ETS, 4-15

pulse generation functions, 4-9 to 4-12	analog output timing/control module
buffered retriggerable single pulse	(table), 3-124
generation, 4-11 to 4-12	
programming, 4-28 to 4-31	R
retriggerable single pulse	
generation, 4-11	RD/WR* signal (table), 9-3
single pulse generation, 4-9 to 4-10	Read_Gi_HW_Save_Registers function, 4-35
single triggered pulse generation, 4-10	reading
Pulse_Train_Generation_For_ETS function,	counter contents, 4-34
4-33 to 4-34	hardware save registers, 4-34 to 4-35
pulse-train generation functions, 4-12 to 4-15	status lines, digital I/O, 7-13
buffered pulse-train generation, 4-14	recommended operating conditions,
buffered static pulse-train	A-2 to A-3
generation, 4-13	registers, B-1 to B-38
continuous pulse-train generation,	address order (table), B-5 to B-8
4-12 to 4-13	alphabetical list (table), B-1 to B-4
frequency shifting keying (FSK),	bitfield location guide (table), B-9
4-14 to 4-15	programming considerations, 2-24
programming	register maps, B-10 to B-38
frequency shifting keying,	relative position sensing
4-31 to 4-32	description, 4-6
pulse and continuous pulse-train	programming, 4-23 to 4-24
generation, 4-28 to 4-31	Relative_Position_Sensing function,
pulse generation for ETS,	4-23 to 4-24
4-33 to 4-34	Reserved_One bit, 10-14
pulse generation for ETS, 4-15	RESET* signal
pulsewidth measurement	description (table), 9-3
buffered pulsewidth measurement, 4-9	testing, 10-8
CTRSRC minimum period and minimum	resetting operation
pulsewidth (figure), 4-55	analog input timing/control module,
G_GATE minimum pulsewidth, 4-56	2-26 to 2-27
programming	analog output timing/control module
buffered period, semiperiod, and	primary analog output operation,
pulsewidth measurement,	3-21 to 3-22
4-26 to 4-28	secondary analog output
single-period measurement,	operation, 3-38
4-24 to 4-25	general-purpose counter/timer
single-pulsewidth measurement, 4-7	module, 4-18
pulsewidths, nominal	retriggerable single pulse generation, 4-11
analog input timing/control module (table), 2-133	revision history for DAQ-STC, D-1 to D-2
(taute), 2-155	RTSI_Board_i_Output_Select bit, 6-4

RTSI_Board_i_Pin_Dir bit, 6-4	RTSI_TRIGGER<06> output
RTSI_BRD<03> signals (table), 6-2	selections (table), 6-6
RTSI_Clock_Mode bit, 6-4	
RTSI_OSC signal (table), 6-2	0
RTSI_Sub_Selection_1 bit, 6-5	S
RTSI_Trig_ <i>i</i> _Output_Select bit, 6-5	SC counter
RTSI_Trig_ <i>i</i> _Pin_Dir bit, 6-5	control circuitry, 2-123 to 2-125
RTSI_TRIGGER<06> signals (table), 6-2	description, 2-123
RTSI signals	SC_CE signal
CTRGATE reference pin selection	description (table), 2-115
(table), 4-54	SC counter operation, 2-125
CTRSRC reference pin selection, 4-53	SC_CLK signal (table), 2-115
external trigger timing, 3-102	SC_DISARM signal, 2-125
external UPDATE mode, 3-12	SC_GATE signal (table), 2-115
master/slave trigger, 3-15	SC_HOLD signal (table), 2-115
SCAN_IN_PROG deassertion, 2-103	SC_LOAD signal
simplified analog input model, 2-5	description (table), 2-116
simplified analog output model, 3-4	SC counter operation, 2-125
START trigger and SCAN_IN_PROG	SC_LOAD_SRC signal (table), 2-116
assertion, 2-100	SC_SRC signal (table), 2-116
external CONVERT mode, 2-102	SC_START1 signal (table), 2-116
internal CONVERT mode, 2-101	SC_TC signal
START1 and START2 triggers, 2-97	continuous acquisition mode, 2-15
asynchronous mode, 2-99 to 2-100	counter outputs (figure), 2-105
synchronous mode, 2-98 to 2-99	description (table), 2-116
START1 trigger output, 3-104 to 3-107	nominal pulsewidths (table), 2-133
STOP trigger, 2-103	pin interface (table), 2-23
asynchronous mode, 2-104	posttrigger acquisition mode, 2-14
synchronous mode, 2-104	staged acquisition, 2-16
RTSI trigger module, 6-1 to 6-7	scan functions
features, 6-1	AI_Number_Of_Scans, 2-33 to 2-34
overview, 6-1	AI_Scan_End, 2-37 to 2-38
pin interface, 6-1 to 6-2	AI_Scan_Rate_Change, 2-43 to 2-44
programming information, 6-2 to 6-5	AI_Scan_Start, 2-34 to 2-37, 2-42 to 2-43
bitfield descriptions, 6-3 to 6-5	SCAN_IN_PROG signal
MSC_RTSI_Pin_Configure	assertion, analog input trigger output,
function, 6-3	2-100 to 2-102
RTSI_BRD<01> output selections	external CONVERT mode, 2-102
(table), 6-7	internal CONVERT mode, 2-101
RTSI_BRD<23> output selections	deassertion, analog input trigger
(table), 6-7	output, 2-103

description (table), 2-23	serial I/O, 7-5
external CONVERT mode, 2-10 to 2-11	serial output, 7-4 to 7-5
external gating, 2-111	serial output timing (figure), 7-16
internal CONVERT mode, 2-10	Service_Group_A function, 8-6 to 8-9
nominal pulsewidths (table), 2-133	Service_Group_B function, 8-9 to 8-12
simplified analog input model, 2-6	Shared_LevelService function, 8-6
scan-level timing and control functions,	SHIFTIN* signal
2-11 to 2-13	ADC control, 2-7
external START mode, 2-12 to 2-13	basic analog input timing, 2-86 to 2-87
internal START mode, 2-11 to 2-12	data FIFO control, 2-7
SCKG signal	data FIFO timing, 2-88
description (table), 2-115, 3-112	description (table), 2-23
DIV counter operation, 2-129	nominal pulsewidths (table), 2-133
SC counter operation, 2-124	simplified analog input model, 2-5
SCLK signal	SI counter
analog input timing/control module	control circuitry, 2-126 to 2-127
(table), 2-115	description, 2-126
analog output timing/control module	SI_CE signal
(table), 3-112	description (table), 2-117
SCLKG signal (table), 2-116	SI counter operation, 2-126
SEC_IRQ_OUT_BANK0 signal (table)	SI_CLK signal (table), 2-117
SEC_IRQ_OUT_BANK1 signal (table)	SI_DISARM signal, 2-126
secondary analog output operation	SI_HOLD signal (table), 2-117
overview, 3-16	SI_LOAD signal
programming, 3-38 to 3-42	description (table), 2-117
arming, 3-41	SI counter operation, 2-126
board power-up initialization, 3-39	SI_LOAD_SRC signal (table), 2-117
counting for waveform staging, 3-40	SI_SRC signal (table), 2-117
hardware gate programming, 3-39	SI_START1 signal (table), 2-117
overview, 3-38	SI_TC signal
resetting, 3-38	counter outputs (figure), 2-105
software gate operation, 3-40	description (table), 2-118
update selection, 3-40 to 3-41	external START mode, 2-13
timing, 3-93	internal START mode, 2-11
Serial_DIO function, 7-11	pin interface description (table), 2-23
serial input timing, digital I/O, 7-15 to 7-16	SI2 counter
serial link data interface, 3-10	control circuitry, 2-127 to 2-128
serial mode, digital I/O, 7-4 to 7-5	description, 2-127
hardware-controlled serial digital I/O,	
7-10 to 7-12	

serial input, 7-4

SI2_CE signal	Single_Period_And_Pulse_Width_
description (table), 2-116	Measurement function, 4-24 to 4-25
SI2 counter operation, 2-128	single pulse generation, 4-9 to 4-10
SI2_CLK signal (table), 2-116	Single_Pulse_Generation function,
SI2_DISARM signal, 2-128	4-29 to 4-30
SI2_LOAD signal	single scan, analog input programming,
description (table), 2-116	2-42 to 2-43
SI2 counter operation, 2-128	single triggered pulse generation, 4-10
SI2_LOAD_SRC signal (table), 2-117	single-buffer mode, primary analog
SI2_SRC signal (table), 2-117	output, 3-13
SI2_TC signal	single-period measurement, 4-6 to 4-7
description (table), 2-117	single-pulsewidth measurement, 4-7
DIV counter operation, 2-129	single-wire mode, 2-18
signals. See also pin interface; specific signal	Slow_Internal_Time_Divide_By_2 bit, 10-14
names.	Slow_Internal_Timebase bit, 10-15
alphabetical list of pins (table), C-1 to C-7	SOC signal
analog input timing/control module	ADC control, 2-7
internal signals and operation (table),	basic analog input timing, 2-86 to 2-87
2-113 to 2-119	description (table), 2-23
signal definitions for timing,	simplified analog input model, 2-5
2-84 to 2-85	software gate operation
trigger selection and conditioning,	analog input programming, 2-31
2-122 to 2-123	secondary analog output operation, 3-40
trigger signal programming	software-controlled serial digital I/O, 7-12
information, 2-32 to 2-33	specifications, A-1 to A-4
analog output timing/control module	absolute maximum ratings, A-2
internal signals and operation (table),	analog input, A-1
3-109 to 3-114	analog output, A-1
signal definitions for timing,	DC characteristics, A-3 to A-4
3-84 to 3-86	digital I/O, A-1
trigger selection and	frequency output, A-2
conditioning, 3-116	general-purpose counter/timers, A-1
trigger signal programming	pin capacitance, A-2
information, 3-23 to 3-24	recommended operating conditions,
summary of buffer types (table), C-7 to C-8	A-2 to A-3
simple event counting	ST_TC error, 2-132
	staged acquisition
description, 4-4	analog input programming, 2-44 to 2-45
programming, 4-19 to 4-20	description, 2-16
simple gated-event counting, 4-4	start of scans, analog input programming, 2-34 to 2-37

START signal	description (table), 3-112
CONVERT timing	external trigger timing, 3-102 to 3-104
external CONVERT mode,	external UPDATE timing, 3-12
2-10 to 2-11	internal UPDATE timing, 3-11 to 3-12
internal CONVERT mode,	routing logic (figure), 3-115
2-9 to 2-10	simplified analog output model, 3-5
description (table), 2-118	single-buffer mode, 3-13
external trigger timing, 2-94 to 2-97	trigger output
free-run gating mode, 2-17	asynchronous mode, 3-106 to 3-107
gating, 2-16	synchronous mode, 3-104 to 3-106
halt-gating mode, 2-17 to 2-18	START2 signal
scan-level timing and control functions,	description (table), 2-118
2-11 to 2-13	external trigger timing, 2-94 to 2-96
external START mode, 2-12 to 2-13	interval scanning mode, 2-106 to 2-108
internal START mode, 2-11 to 2-12	master/slave trigger, 2-16
simplified analog input model, 2-4	posttrigger acquisition mode, 2-14
single-wire mode, 2-18	pretrigger acquisition mode, 2-14 to 2-15
trigger output, 2-100 to 2-102	trigger operation, 2-122
external CONVERT mode, 2-102	
internal CONVERT mode, 2-101	trigger output, 2-97 to 2-100
trigger routing logic (figure), 2-120	asynchronous mode, 2-99 to 2-100
START1 signal, analog input timing/control	synchronous mode, 2-97 to 2-99
module	trigger routing logic (figure), 2-120
continuous acquisition mode, 2-15	status lines, reading, 7-13
description (table), 2-118	STATUS<03> signal (table), 7-6
external START mode, 2-12 to 2-13	stop on error, primary analog output
external trigger timing, 2-94 to 2-96	programming, 3-29
internal START mode, 2-11	STOP signal
interval scanning mode, 2-106 to 2-108	analog input timing/control module (table), 2-119
master/slave trigger, 2-16	analog output timing/control module
posttrigger acquisition mode, 2-14	(table), 3-112
simplified analog input model, 2-4, 2-6	external CONVERT mode, 2-10 to 2-11
staged acquisition, 2-16	external trigger timing, 2-94 to 2-97
trigger operation, 2-122	internal CONVERT mode, 2-9 to 2-10
trigger output, 2-97 to 2-100	interval scanning mode, 2-106, 2-108
asynchronous mode, 2-99 to 2-100	simplified analog input model, 2-4 to 2-6
synchronous mode, 2-97 to 2-99	trigger operation, 2-123
trigger routing logic (figure), 2-120	trigger output, 2-103 to 2-104
START1 signal, analog output timing/control	asynchronous mode (figure), 2-104
module	synchronous mode (figure), 2-104
continuous-mode, 3-14	•
Continuous mode, 5 11	trigger routing logic (figure), 2-120

STST_GATE signal	maximum rate analog input,
description (table), 2-119	2-91 to 2-92
external CONVERT mode, 2-10 to 2-11	OUT_CLK signal, 2-85
synchronization, trigger selection and	SCAN_IN_PROG deassertion, 2-103
conditioning	signal definitions, 2-84 to 2-85
analog input timing/control	START trigger and
module, 2-122	SCAN_IN_PROG assertion,
analog output timing/control	2-100 to 2-103
module, 3-116	START1 and START2 triggers, 2-97 to 2-100
<b>T</b>	STOP trigger, 2-103 to 2-104
Т	trigger output, 2-97 to 2-104
technical support, E-1 to E-2	analog output timing/control module,
telephone and fax support numbers, E-2	3-84 to 3-108
TEST_IN* signal (table), 10-10	counter outputs, 3-107 to 3-108
test mode, 10-6 to 10-9	CPU-driven analog output
checking input pin connectivity, 10-7	timing, 3-88
input pin pairs (table), 10-8 to 10-9	DAQ-STC- and CPU-driven analog
internal gate tree structure (figure), 10-7	output timing, 3-90 to 3-92
testing RESET pin, 10-8	DAQ-STC-driven analog output
TEST_OUT signal (table), 10-10	timing, 3-86 to 3-88
time measurement functions, 4-6 to 4-9	decoded signal timing, 3-94 to 3-95
buffered period measurement, 4-7 to 4-8	external trigger timing,
buffered pulsewidth measurement, 4-9	3-102 to 3-104
buffered semiperiod measurement, 4-8	local buffer mode timing,
single-period measurement, 4-6 to 4-7	3-96 to 3-97
single-pulsewidth measurement, 4-7	maximum update rate timing, 3-101 to 3-102
timebases derived from IN_TIMEBASE	secondary analog output timing, 3-93
(table), 10-2 to 10-3	signal definitions, 3-84 to 3-86
timing diagrams	trigger output, 3-104 to 3-107
analog input timing/control module,	unbuffered data interface timing,
2-84 to 2-111	3-98 to 3-100
basic analog input timing,	bus interface module, 9-5 to 9-8
2-86 to 2-87	Intel bus interface read timing
configuration memory, 2-89 to 2-91	(figure), 9-6
CONVERT_SRC signal,	Intel bus interface timing (table),
2-84 to 2-85	9-6 to 9-7
data FIFOs, 2-88 external CONVERT source,	Intel bus interface write timing
2-92 to 2-93	(figure), 9-6
external triggers, 2-93 to 2-97	Motorola bus interface read timing (figure), 9-7

Motorola bus interface timing	unbuffered data interface, 3-11
(table), 9-8	unbuffered data interface timing,
Motorola bus interface write timing	3-98 to 3-100
(figure), 9-8	trigger, analog. See analog trigger circuit.
digital I/O, 7-15 to 7-16	trigger output, analog input timing/control,
serial input timing, 7-15 to 7-16	2-97 to 2-102
serial output timing, 7-16	SCAN_IN_PROG deassertion, 2-103
general-purpose counter/timer,	START trigger and SCAN_IN_PROG
4-53 to 4-56	assertion, 2-100 to 2-102
CTR_U/D reference pin selection	external CONVERT mode, 2-102
(table), 4-54	internal CONVERT mode, 2-101
CTRGATE reference pin selection	START1 and START2 triggers,
(table), 4-54	2-97 to 2-100
CTRSRC minimum period and	asynchronous mode, 2-99 to 2-100
minimum pulsewidth	synchronous mode, 2-97 to 2-99
(figure), 4-55	STOP trigger, 2-103 to 2-104
CTRSRC reference pin selection	asynchronous mode, 2-104
(table), 4-53	synchronous mode, 2-104
CTRSRC to CTROUT delay, 4-55 to 4-56	trigger output, analog output timing/control
	module, 3-104 to 3-107
G_GATE minimum pulsewidth, 4-56	START1 trigger, asynchronous mode,
TMRDACREQ signal	3-106 to 3-107
DAQ-STC-driven analog output timing, 3-86 to 3-87	START1 trigger, synchronous mode,
description (table), 3-19	3-104 to 3-106
serial link data interface, 3-10	trigger selection and conditioning
,	analog input timing/control module,
simplified analog output model, 3-5	2-119 to 2-122
TMRDACWR* signal DAC interface, 3-8	edge detection, 2-122
	EXT_GATE routing logic
DAQ-STC- and CPU-driven analog output timing, 3-91 to 3-92	(figure), 2-121
DAQ-STC-driven analog output, 3-6	PFI selectors (table), 2-121
DAQ-STC-driven analog output, 3-0 DAQ-STC-driven analog output timing,	START and STOP routing logic
3-86 to 3-88	(figure), 2-120
description (table), 3-19	START1 and START2 routing logic (figure), 2-120
FIFO data interface, 3-9	synchronization, 2-122
local buffer mode, 3-9 to 3-10	•
local buffer mode timing, 3-96 to 3-97	trigger signals, 2-122 to 2-123
maximum update rate timing, 3-90 to 3-97	analog output timing/control module, 3-114 to 3-116
serial link data interface, 3-10	edge detection, 3-116
simplified analog output model, 3-4	euge detection, 3-110
simplified alialog output model, 5-4	

EXT_GATE and EXT_GATE2	UI_SRC signal (table), 3-113
routing logic (figure), 3-115	UI_TC signal (table), 3-113
PFI selectors (table), 3-115 to 3-116	UI2 counter
START1 routing logic (figure), 3-115	control circuitry, 3-121
synchronization, 3-116	description, 3-121
trigger signals, 3-116	simplified analog output model, 3-5
trigger signals, programming	UI2_CE signal (table), 3-114
analog input timing/control module,	UI2_CLK signal (table), 3-114
2-32 to 2-33	UI2_LOAD signal (table), 3-114
primary analog output timing/control	UI2_LOAD_SRC signal (table), 3-114
module, 3-23 to 3-24	UI2_SRC signal
triggers, external. See external trigger timing;	description (table), 3-114
external triggers.	pin selection (table), 3-85 to 3-86
	UI2_TC error, 3-123
U	UI2_TC signal (table), 3-114
UC counter	unbuffered data interface, 3-11
control circuitry, 3-119	unbuffered data interface timing, 3-98 to 3-100
description, 3-118 to 3-119	UPDATE modes. See external UPDATE;
UC_CE signal (table), 3-112	internal UPDATE.
UC_CLK signal (table), 3-112	update rate, changing
UC_DISARM signal (table), 3-112	primary analog output programming,
UC_HOLD signal (table), 3-112	3-34 to 3-35
UC_LOAD signal (table), 3-112	secondary analog output programming,
UC_LOAD_SRC signal (table), 3-113	3-44 to 3-45
UC_TC signal	update selection
continuous-mode, 3-13 to 3-14	primary analog output operation
description (table), 3-113	programming, 3-26 to 3-28
local buffer mode, 3-9 to 3-10	secondary analog output operation
output timing (figure), 3-108	programming, 3-40 to 3-41 UPDATE* signal
pin interface (table), 3-19	continuous-mode, 3-14
single-buffer mode, 3-13	DAQ-STC-driven analog output, 3-6
UI counter	DAQ-STC-driven analog output, 3-0
control circuitry, 3-118	3-86 to 3-88
description, 3-117	description (table), 3-20
internal UPDATE timing, 3-11 to 3-12	external trigger timing, 3-102 to 3-104
UI_CE signal (table), 3-113	external UPDATE timing, 3-12
UI_CLK signal (table), 3-113	FIFO data interface, 3-9
UI_DISARM signal (table), 3-113	internal UPDATE timing, 3-11 to 3-12
UI_LOAD signal (table), 3-113	local buffer mode timing, 3-96 to 3-97
UI_LOAD_SRC signal (table), 3-113	maximum update rate timing, 3-30 to 3-37
OI_LOIND_SINC SIGNAI (MOIC), 3-113	maximum update rate tilling, 5-101

serial link data interface, 3-10 simplified analog output model, 3-4 to 3-5 single-buffer mode, 3-13 unbuffered data interface, 3-11 unbuffered data interface timing, 3-98 to 3-100 UPDATE\_SRC signal external trigger timing, 3-102 to 3-104 pin selection (table), 3-85 update timing for primary group, 3-11 to 3-12 external UPDATE, 3-12 internal UPDATE, 3-11 to 3-12 UPDATE2\* signal description (table), 3-20 secondary analog output timing, 3-93 simplified analog output model, 3-5 W waveform, starting, primary analog output operation, 3-30 to 3-31 waveform staging buffer timing and control for primary analog output, 3-14 to 3-15 primary analog output, 3-32 to 3-34 secondary analog output, 3-42 to 3-44 counting, 3-40 windowed mode register access analog input programming considerations, 2-25 digital I/O programming example, 7-7 to 7-8 WR/DS\* signal (table), 9-3 WRITE STROBE<0..3> signal description (table), 9-3 programming, 9-4